|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 pzt648485640 于 2014-8-12 17:57 编辑
: z" G$ ]( \) o! ]3 `
* X7 e+ k, j* _4 `2 T+ ?2 Zhttp://pan.baidu.com/s/1kToiYV1
$ H9 X- k& B* V! I+ o) w1 ~- @7 ` l% R+ E
M8 P/ r5 P9 g
( y! v8 o/ w4 l o
DATE: 08-7-2014 HOTFIX VERSION: 033
$ t, Q& \" M- ^* r: T! I' h+ w===================================================================================================================================% U# ~* Z0 Y' C; d4 y/ \, p
CCRID PRODUCT PRODUCTLEVEL2 TITLE! Y$ A* j: r H
===================================================================================================================================
n. o* |, Y! k7 j1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.8 }9 z |9 z0 N. `6 d" S5 L
1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value
& C( I4 |$ E$ D- A8 |0 p( x1279589 APD NC Duplicated Drills
' u! G$ C! u+ Q. s6 i7 _8 P: y1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic. O3 |: C& {" s
1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI: J& ~. J& h6 @/ b3 R' x9 Y
1291054 concept_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
4 f- i1 G* Y8 v0 J( J1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.
. [1 i6 i% K# C8 H0 z. i1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical @9 g# h) Q3 {
1293346 allegro_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer
+ S, y5 O8 W& d$ I1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'7 ^( k- W6 V* Y+ Y4 M& m3 s4 W* G
1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux0 a4 ^, N7 E& _& c& o$ H+ X
1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted3 R, L5 q- t: _
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy$ q0 V, t5 |& p
1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file., Y0 E& n2 C& k. T. t& n
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected
0 o! m7 d1 s# _* e* X. o1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.6
' F$ e- ^7 y- v: P) @- W1298421 ADW LRM Artesyn: LRM cannot update the part.7 _7 U* Y! L6 D* n/ u. S
1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"7 e1 k! D6 S+ H& Y' v
1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
# P, h& X5 _ R$ C0 ]2 a; R7 c; p1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|
[复制链接]
/1 
发表于 2014-8-12 17:52
收藏
淘帖
支持！
反对！
楼主
