|
5#

楼主 |
发表于 2014-10-20 11:59
|
只看该作者
6 \6 A# ? r3 x% q- PDATE: 10-10-2014 HOTFIX VERSION: 037
- f1 c! q6 V( ^7 i0 e0 S( h. ?3 Q& ^1 x
1314031 CONCEPT_HDL CORE GenView should automatically refresh the page where the block symbol has been instantiated5 {4 [2 T! H9 v9 ]% g
1318575 SIG_EXPLORER SIMULATION Display Parasitic on Wirebond (selecting the second one) crashes APD9 p- f2 F0 R# V/ y7 z# d$ d3 ~
1319258 allegro_EDITOR INTERFACES Enhance IPC-2581 so that the rotation of pad shapes is defined at the LandPattern definition and Pin elements levels
" ~" Y- j9 }1 ^! Z6 ?1320054 ALLEGRO_EDITOR INTERFACES IPC2581 Import Stackup q2 w% T, j. S h4 G" j
8 m5 [& j A, T; b3 O1320467 CONCEPT_HDL CORE Incorrect directives in cds.cpm for nconcepthdl (cont.): _( M) b8 N, G9 j, ^+ e0 Q! [$ J4 Q# x
1320878 ALLEGRO_EDITOR EDIT_ETCH Allegro crash when using scribble& w% K/ P: H) ?
# F5 h9 Y e( d1 G% d7 q: _1321319 ALLEGRO_EDITOR INTERFACES Step Export has wrong size
$ C5 `. k' x% ~+ w( z: L1322394 CONCEPT_HDL OTHER Packager runs without errors even when the DEHDL schematic pages are corrupt., V* t' r+ o4 G; _% f5 h/ N" T& z/ Q$ |* ~3 m
1323892 CONCEPT_HDL CORE The SI_MODEL_PATH should not write to $HOME/pcbenv/env0 Y# A# u0 T5 c! V/ }- m x
1324438 SIP_LAYOUT EXPORT_DATA SiP Layout - netlist spreadsheet, Error on exporting a spreadsheet on design file& p9 F# W/ @1 {8 G5 j' k0 t, f" K" |5 N+ w0 Y, M; R! N
1324533 F2B PACKAGERXL Export Physical fails - pxl.exe has stopped working) {: n9 v9 v( M3 z& i# l% X& ~- `
|
|