|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 zgyzgy 于 2015-9-13 21:16 编辑 ' s! P' [7 V0 A. ^6 y1 C
8 D0 @( p' y. P; WDATE: 09-4-2015 HOTFIX VERSION: 057, m) Z5 ~: g9 j \- H) A
===================================================================================================================================
0 e3 x- x% X" t$ c" v: h( hCCRID PRODUCT PRODUCTLEVEL2 TITLE1 |! F) y a2 a
===================================================================================================================================
# Y' ?' U7 B5 J3 k: d( U( j0 r4 U6 m1249604 PCB_LIBRARIAN LIBUTIL Libexp verify runs both con2con and hlibftb9 n1 l: p! f% f, P0 y" I/ O
1417327 concept_HDL PDF Omit mechanical page while printing PDF
' W5 C9 G, j; M$ X" Y( W! ~* [! L1440484 CONSTRAINT_MGR CONCEPT_HDL existing pcb diff pair name is changed by netrev
1 F3 W/ O3 c. y; _% E7 V* `+ \4 P1441086 PCB_LIBRARIAN OTHER Cannot delete pin & added pins change after save
/ d- F' V3 g" ]0 }" S1448066 SIP_LAYOUT TECHFILE Using a script to export technology file from Constraint Manager crashes SIP_LAYOUT
9 t: H& g4 ^& Z' u* I9 {. k. z1452431 CONCEPT_HDL CORE Obsolete $PNN is remained in a dcf file and Attributes dialog
: j9 G; Y1 f# \0 S1 U L* n1452640 allegro_EDITOR OTHER Updating PCB Board file concern
+ y+ o# Y9 ^, S% J- v$ @- f. m1454730 CONCEPT_HDL CORE Zoom/Pan Disrupts move and copy
1 V1 [" G; G+ y% x1 d1457713 ASI_SI GUI Setting Sigrity_EDA_DIR for Sigrity 2015 /orcad ERC% [. U# O5 b- Q v6 n8 I' F
1458439 F2B PACKAGERXL The Packager pstprop.dat file reports false conflicts in net properties6 v9 n5 Y" [! u& A' W9 b- h6 o
1458461 F2B PACKAGERXL The pstprop.date file "Conflicts on Net Synonyms" are NOT reported as errors
( y5 n. g1 e" {3 w0 C7 v% i1459153 SIP_LAYOUT OTHER Mirrored components with pads on diestack layers (above top/below bottom) display on right layer but aren't selectable.% g2 ~/ ^1 M' g6 L2 x' V% [. s2 M( M
1461553 CONCEPT_HDL EDIF300 edif300ui writer crashes on ADW design3 B( z6 H' V/ ]! w% b
1462254 ASI_SI SPDIF Ball properties are not translated to XtractIM using SPDIF
: ], B! _2 C9 w+ m1462441 CONCEPT_HDL OTHER Pin text alignment and overlap with symbol boundary issues on symbol rotate* Y3 t/ F. ]0 c w& w
1463333 ALLEGRO_EDITOR INTERFACES PDF created using Export > PDF shold not zoom to Page fit when selecting another layer$ L% V" Z% W" _) K# b/ U% L
1463358 ALLEGRO_EDITOR INTERFACES Color assigned to pin not passed to PDF
0 P5 O+ J( ]1 \: t: I+ p# q1463648 CONCEPT_HDL CORE Need ability to block the uprev of a design+ T c' P9 f2 V$ a; S
1463839 APD OTHER Changing DIE property to another layer does not change its masking layer
7 T( t" l, I% g9 `2 i# X7 o1464380 APD OTHER Why pad at wrong layer when we place SIP 16.6 but 16.5 is correct.
. J( r1 i6 i* \2 o4 S1464660 CONCEPT_HDL CORE Problems with "save hiarachy"& e- K: _ k% E! f; E$ Y
1464771 SIG_INTEGRITY OTHER PCB SI crashes when extracting differential pair topology from Constraint Manager
- S+ v3 Q) W" U1 O" L7 m1464909 APD WIREBOND Bondfinger drifting off of the WB guideline0 O2 P! o# M% {+ b
1465273 SIP_LAYOUT STREAM_IF Streamout with mirror makes die symbols not located at where they should be in gds8 z9 J/ R+ b, Y' b: _
1465457 CONSTRAINT_MGR CONCEPT_HDL Layer characteristics from a lower-level block are merged with the higher-level) P6 j0 \5 w7 Z* G R+ p+ {
1465541 CONCEPT_HDL CORE CM_VALIDATION_ON_SAVE is crashing DEHDL on startup( h9 [" G2 I8 M, C F1 C
1465543 F2B PACKAGERXL USE_PACKAGED_NAMES is crashing Export Physical
4 ~- ?) @6 I/ u3 e @) n1465911 CONCEPT_HDL OTHER Question about checks made in HDL while creating BOM, I! S% j0 J, y3 E9 C; G5 Q
1465916 F2B DESIGNVARI Issues with variant management in ISR 055 #1 - Must save variant in Variant Editor to add info to CPM$ Q7 A! t' |# V/ n
1466230 CONSTRAINT_MGR UI_FORMS The Clear option is missing from the Reference Electrical CSet field in all workbooks- y% `- R6 S; I
1466404 CONSTRAINT_MGR ECS_APPLY ECSet mapping using tags not working* I. i5 R+ V5 b }# {1 n' P8 Y
1466492 ALLEGRO_EDITOR EDIT_ETCH PCB Editor crashes when using the Add Connect command
% L0 c; E+ w- j O8 G1467156 F2B DESIGNVARI Out of sync endless loop) h( }# I/ p5 }
1469062 ALLEGRO_EDITOR EDIT_ETCH Crash while performing neck mode for Diffpair
5 k0 w( o% m/ z* L; L+ ~1469081 ALLEGRO_EDITOR ARTWORK Short in Gerber Data due to wrong cut out around via6 H5 {: d+ \! p& {1 Z. f6 l
1469713 TDA CORE Updating project with non-existing variant crashes TDO1 l5 S* s ~7 [) j% F
0 y F' @) M$ h7 c正在上传文件中，分享链接稍后。。。。。。
; K" R& s9 d& B2 a* P8 D/ i
( w% ]" l3 [; d' @8 o9 L: dhttp://pan.baidu.com/s/1qW3jhoC3 t2 l, x8 v, c7 s5 M' ^( l
|
评分
-
查看全部评分
|
[复制链接]
/1 
发表于 2015-9-13 16:53
收藏
淘帖
支持！
反对！
楼主
