|
|
补丁包更新内容:1 D( f( n2 y+ G0 N6 P+ T) X
J, R) y, q7 s3 t
DATE: 02-12-2016 HOTFIX VERSION: 065& b$ j1 h- d( Z8 _: C2 E. E
===================================================================================================================================
! O$ k3 u4 L3 f* A' fCCRID PRODUCT PRODUCTLEVEL2 TITLE% y( Y+ `* i! i; Z2 S: X( s
===================================================================================================================================& n: b, H2 P& N8 J$ V+ O% A$ F: g
1511947 ADW DSN_MIGRATION Command line arguments of the 'designmigration' command are not working8 N" Y7 X. r: _; J0 X; @5 T, ^7 C) D
1517388 ALLEGRO_EDITOR SHAPE DRC error reported as PCB Editor fails to read the void for a via G4 z$ y( |- M/ F- b+ r
1521661 ALLEGRO_EDITOR PLACEMENT 'place replicate create': Automatically select etch objects connected to symbols, but not to objects outside the circuit5 d. b# a b5 M, J# {+ F$ W
1522831 APD OTHER axlSpreadsheetSetColumnProp with 'AUTO_WIDTH' propName does not autofit the contents.; {- Q g* x4 K* G$ w2 L
1524773 SIG_INTEGRITY SIMULATION Running PCB SI Probe and SigXplorer simulations show different number and shapes of waveforms% z1 X2 g! b( h) J5 j' l
1524875 F2B PACKAGERXL Packaging using csnetlister fails, while manual packaging of individual blocks works fine
8 d! }' P1 H8 a' {/ U1527785 SIP_LAYOUT WIREBOND SiP Layout stops responding when adding a wire to an existing finger
9 J# ~! m1 e6 t% ~' Z. C T1528479 ADW LRM LRM crashes when opened on a lower-level block in a hierarchical design
; z$ [( v" G, v0 B! |! n% \3 w- z1531425 CONCEPT_HDL CORE DE-HDL crashing while trying to add a NetGroup
# y" E* `( v5 d# n- Y3 G1532722 ALLEGRO_EDITOR NC Backdrill NCDrill files not getting created with PA3100 license. |
|