|
|
补丁包更新内容:
* c/ l( F4 t' k d) \
7 F3 B. v- L8 M$ s( f0 p. xDATE: 02-12-2016 HOTFIX VERSION: 065, Z# o# K) U* x& g
===================================================================================================================================4 p5 Z* d5 m3 p. }: _: y
CCRID PRODUCT PRODUCTLEVEL2 TITLE( v- I9 C3 t3 _7 O! B R$ w! v
===================================================================================================================================, c1 v( V9 S! |( H5 w: x
1511947 ADW DSN_MIGRATION Command line arguments of the 'designmigration' command are not working" ]. ?8 y: S/ P8 k8 y1 D
1517388 ALLEGRO_EDITOR SHAPE DRC error reported as PCB Editor fails to read the void for a via! T" H" w1 C( ? y5 [; G
1521661 ALLEGRO_EDITOR PLACEMENT 'place replicate create': Automatically select etch objects connected to symbols, but not to objects outside the circuit
1 b& |$ K) {; b% X$ J) j1522831 APD OTHER axlSpreadsheetSetColumnProp with 'AUTO_WIDTH' propName does not autofit the contents.; |$ w+ E" F5 q1 \- m1 S
1524773 SIG_INTEGRITY SIMULATION Running PCB SI Probe and SigXplorer simulations show different number and shapes of waveforms
$ X0 q% ?1 ~2 ~* t1524875 F2B PACKAGERXL Packaging using csnetlister fails, while manual packaging of individual blocks works fine
5 y% ?; s. Z* U% O/ e1 b) W1527785 SIP_LAYOUT WIREBOND SiP Layout stops responding when adding a wire to an existing finger
! A Y1 K# V: f, |" @( |1528479 ADW LRM LRM crashes when opened on a lower-level block in a hierarchical design
' M, V8 o+ ~3 F; e1 R/ ^1531425 CONCEPT_HDL CORE DE-HDL crashing while trying to add a NetGroup7 m/ X$ p" H7 t
1532722 ALLEGRO_EDITOR NC Backdrill NCDrill files not getting created with PA3100 license. |
|
/1 
发表于 2016-2-18 14:10
收藏
淘帖
支持！
反对！
楼主
