|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
< DRC ERROR >4 F% m8 r- D6 ]
. y7 t* a& q3 y. |+ X" W P9 ]
Class: DRC ERROR CLASS
' @6 z. m) M6 z) X, U6 |, b% D) E& } Subclass: TOP
+ p, o7 A, ? s4 I, f4 ]% ^* y Origin xy: (380.49 358.53)' j+ U8 s4 c$ {8 w% e+ Y6 _5 R
Constraint: Blind/Buried Via to SMD Pin Spacing
& r' E" k8 S+ f" }. j Constraint Set: DEFAULT* W; B3 H/ I" e: R9 @. a, ^$ w
Constraint Type: NET SPACING CONSTRAINTS7 ]2 f% p: }. r! m0 M8 _/ T
2 _* K. D5 F, L( x* D Constraint value: 4 MIL
$ D4 F- s5 f& n* ~3 p9 `8 R: T- N+ G Actual value: OVERLAP |
|