|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 dsws 于 2013-7-1 20:32 编辑
, e( |1 s1 m% u) A) G: X
0 _5 I+ x5 E6 a# ^DATE: HOTFIX VERSION: 012( R# `+ V* g, V0 ~
===================================================================================================================================; ?; D! }$ E; D
CCRID PRODUCT PRODUCTLEVEL2 TITLE
& y- _7 V5 a! J. U===================================================================================================================================
9 y. s" o6 G p7 W7 k& y# N914562 allegro_EDITOR GRAPHICS 3D viewer, PCB Symbol view in DRA needs to be same as in BRD- O' B" L( }* u) t: S
1120397 concept_HDL CREFER CreferHDL attempts to create missing vlog004u.sir files
3 s) t9 u1 Z2 G7 j' S1136449 ALLEGRO_EDITOR GRAPHICS about previous shape fill display8 |& i' i3 Q( d+ W3 _. {1 I& X( U
1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter.
. g4 I6 Y: L/ {1150334 ALLEGRO_EDITOR EDIT_ETCH AiDT deletes the clines and turns it back to PLAN line" C0 H8 q5 C& c+ J7 f6 s
1151100 APD VIA_STRUCTURE Net filter not working in replace via structure command.1 s* o& b: ~8 B% P" T9 `% E
1151126 APD VIA_STRUCTURE Getting "group is not appropriate at this time" message when using Temp Group.6 }: b2 K& D. [- G. J ~8 c
1151458 GRE CORE GRE crashes on Plan Spatial
: o* e( `: @" L9 K1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy+ H. H+ H) P8 {
1152151 ALLEGRO_EDITOR INTERFACES dxf2a gives error [SPMHGE-268]
( \' {$ r; f% {- f6 Y1152475 Pspice SIMULATOR RPC server unavailable error while simulating the attached design) b. D% J' j) O' g* h$ B
1152737 ALLEGRO_EDITOR skill dbids are removed because highlighted objects in setting the xprobe trigger
. y/ a: W; q9 J- r- b" b2 U- k7 R* ^, e1153006 ALLEGRO_EDITOR SKILL axlUIWPrint dose no work correctly in allegro PCB Editor 16.6.' d& v% L: U& s% D. Z' _
1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places
5 v% V3 [" V9 ~0 f9 f1153461 SIP_LAYOUT DIE_EDITOR Regression problem in 16.6 ISR: Dia Abstract ECO is causing Die Editor Finish to fail
0 I1 C) C M) k) W1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off.
4 u5 e! V% n! F2 S$ M9 {1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer5 G! U. ~7 u/ ~1 S& L# `) Y
5 B2 j7 R, A# K: v+ G3 D6 Q& H
4 h6 ^1 s9 C6 _$ Dhttp://pan.baidu.com/share/link? ... 0&uk=38260382944 b9 d8 g0 J" p3 e U6 u# V
! @: V3 z, e3 K! n& ]" r
8 p" e" E& a( I% C5 ]
5 a, o" w0 ?/ X' [. r; | |
|
[复制链接]
/1 
发表于 2013-7-1 12:00
收藏
淘帖
支持！
反对！
