|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 dsws 于 2013-7-1 20:32 编辑
+ F0 d( p) _9 Q1 K7 x1 w' f5 {
2 R* T3 |6 ^: d* i2 V' @1 cDATE: HOTFIX VERSION: 012
3 H4 Z( O1 Q0 d3 m* S# B4 j, U===================================================================================================================================7 Y4 a0 H" Q% r# j6 ^: D" }( l+ }& [
CCRID PRODUCT PRODUCTLEVEL2 TITLE
7 H' ?% W* ]8 E3 d) f! z! z===================================================================================================================================
8 ]- n! ^/ z! ~. S: C' @+ E914562 allegro_EDITOR GRAPHICS 3D viewer, PCB Symbol view in DRA needs to be same as in BRD
1 m7 x. B* M# s: [# O! B0 M' I1120397 concept_HDL CREFER CreferHDL attempts to create missing vlog004u.sir files$ N2 v" i6 l- B0 }5 ^
1136449 ALLEGRO_EDITOR GRAPHICS about previous shape fill display6 ?% D8 `9 h, S& ^. G. b
1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter.
. M3 O8 ?2 V4 z4 ?( I# ]1150334 ALLEGRO_EDITOR EDIT_ETCH AiDT deletes the clines and turns it back to PLAN line& G. g5 l2 T0 P9 w9 h+ E
1151100 APD VIA_STRUCTURE Net filter not working in replace via structure command.
- ^ l/ G3 A7 {8 o" u( ^7 T1151126 APD VIA_STRUCTURE Getting "group is not appropriate at this time" message when using Temp Group.
5 l1 B+ Z1 Y1 |+ P0 b0 W% ], C0 d1151458 GRE CORE GRE crashes on Plan Spatial! {6 `3 Y; ~5 w3 O7 G1 ^1 M
1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy
' S6 ^' h+ L( r& p, Y; B! X1152151 ALLEGRO_EDITOR INTERFACES dxf2a gives error [SPMHGE-268]: N# N! m6 v: N; r" v
1152475 Pspice SIMULATOR RPC server unavailable error while simulating the attached design
7 K; y! f) x; s. a, h1152737 ALLEGRO_EDITOR skill dbids are removed because highlighted objects in setting the xprobe trigger
' f* Y4 T% F. |- c) _1153006 ALLEGRO_EDITOR SKILL axlUIWPrint dose no work correctly in allegro PCB Editor 16.6.
: {% \& h' J0 D* h- C1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places5 [! ?! A% P4 t+ K' @: ~, R
1153461 SIP_LAYOUT DIE_EDITOR Regression problem in 16.6 ISR: Dia Abstract ECO is causing Die Editor Finish to fail3 F7 z6 h( c% Y0 H- ?; i* J9 N. G* @
1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off.- Q5 i+ F; O3 ]0 C
1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer
* O$ N! V, f$ Z, z, j. H0 ^/ q0 m9 y( q2 V" Q# L$ i* ^
8 o4 j- q4 Q, b: F& H+ N- Fhttp://pan.baidu.com/share/link? ... 0&uk=3826038294
1 B; P d ^* I* v/ Q. o5 K- Q; @. @) C* W2 t/ m3 P/ ~9 M9 ^1 C
! A: S7 Z4 B+ V u! z9 j/ _+ c l
|
|
[复制链接]
/1 
发表于 2013-7-1 12:00
收藏
淘帖
支持！
反对！
