|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
' ~& W1 J, P2 ^; vcadence16.5 Hotfix_SPB16.50.048_wint_1of1
/ ~- h! O q4 O5 n U# Z/ L. |& @( K/ x, i$ p5 R9 J
& L8 d/ }- O( @3 _; g5 rhttp://115.238.233.103/file/MDAw ... k&mode=download
h. M9 I1 x' Z9 h) PHotfix中只需要安装最新的版本即可。8 `4 W" W6 d! J/ `7 J- Y
DATE: 10-4-2013 HOTFIX VERSION: 048
; w5 V4 x, g# S===================================================================================================================================. y% f9 N7 J6 y
CCRID PRODUCT PRODUCTLEVEL2 TITLE
9 b- \$ L/ _+ t5 y8 \: C9 n===================================================================================================================================% ] I. n! D6 ?1 g& Q' \
1143902 allegro_EDITOR DATABASE when the shape is rotated 45 degreesthe void is moved.) s7 x# s$ I+ E: v0 t/ p v! C
1145286 concept_HDL CORE Directiverequired for switching off the console, s) f' c. }8 t! e# k
1175307 CONSTRAINT_MGR ANALYSIS CMGR fails to report RPD DRC foraccuracy 4 - mm! U* ?$ |( w: t0 r' C
1177714 CONCEPT_HDL RF_LAYOUT_DRIVEN RF component's LOCATION property can not be set toinvisible4 X4 C8 f' o- W- Q9 F" e- [
1178180 CONCEPT_HDL CONSTRAINT_MGR The"hier_write -forceset" deletes all existing constraints in CM
3 A/ Y! F- M, V$ U+ L7 f# h1184178 CONCEPT_HDL CONSTRAINT_MGR Ecset xnetmembers lost from electrical class when restore from definition of subblocks
- b; C& _0 f6 z; D3 X' `# b4 T1184682 CONCEPT_HDL CONSTRAINT_MGR Net Constraintnot transferring to layout from schematic# G/ k- K9 i+ y8 ?8 s
1186152 ADW LRM Part Status forDeleted Part in LRM is distinguished with other part status
6 E$ ~# v5 ~8 q+ p$ w& U1187196 CONCEPT_HDL CORE TOC notpopulating (page 1)2 T+ r- W& x8 O
1187667 F2B PACKAGERXL Existing hardLOCATION property in drawing was left unchanged2 j" p8 s/ A" Q3 n8 ?7 Y
1190144 ALLEGRO_EDITOR OTHER Fillet shape is not genrated aroundcline% e b1 G4 p4 O# I% R/ m% F0 ]' g
1190618 ALLEGRO_EDITOR GRAPHICS Enhancement for Visible grid
+ l* G# \9 f$ ^& ~, T. t3 O& j6 {$ x1190927 CONCEPT_HDL CORE Check sheet doesnot report shorted signal/power nets if power symbol is connected to a pin6 {0 U2 O% K( e1 v, j! E( G2 |
1191008 CONCEPT_HDL CORE Remove BinaryFile feature doesn't work |
|