|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
; ~# K& g' z3 _" e: p/ n9 Tcadence16.5 Hotfix_SPB16.50.048_wint_1of1
: G- w- d D; l1 e6 J: N
0 ^3 l4 S& f4 A3 v: s5 S* R. v" z# C; r4 r7 m
http://115.238.233.103/file/MDAw ... k&mode=download
) E1 a) p- e- J PHotfix中只需要安装最新的版本即可。( p" }3 |* s$ j: r0 R' M
DATE: 10-4-2013 HOTFIX VERSION: 048' M! e! v" p/ J- L' I
===================================================================================================================================
: N% z m6 p- m& YCCRID PRODUCT PRODUCTLEVEL2 TITLE
: N9 ^1 K7 H# Q3 A5 B% w3 F0 F===================================================================================================================================4 l; ?, t' s/ Z2 v r, r
1143902 allegro_EDITOR DATABASE when the shape is rotated 45 degreesthe void is moved.* T6 V2 K& a1 S% F* ]
1145286 concept_HDL CORE Directiverequired for switching off the console$ Q" d7 {7 U4 N: M# O8 o
1175307 CONSTRAINT_MGR ANALYSIS CMGR fails to report RPD DRC foraccuracy 4 - mm) G" } t, v6 t$ O/ [3 G [' P) t
1177714 CONCEPT_HDL RF_LAYOUT_DRIVEN RF component's LOCATION property can not be set toinvisible
# L8 @5 W4 h9 o+ [1178180 CONCEPT_HDL CONSTRAINT_MGR The"hier_write -forceset" deletes all existing constraints in CM+ j, B( g1 p, ^" k
1184178 CONCEPT_HDL CONSTRAINT_MGR Ecset xnetmembers lost from electrical class when restore from definition of subblocks
4 P e. B8 W1 @. Q6 e1184682 CONCEPT_HDL CONSTRAINT_MGR Net Constraintnot transferring to layout from schematic
& f% K" m5 h5 ]0 Y6 G1186152 ADW LRM Part Status forDeleted Part in LRM is distinguished with other part status8 B+ p3 {% K4 w4 o) ^/ I
1187196 CONCEPT_HDL CORE TOC notpopulating (page 1)7 F4 R5 N; m3 u# m: k9 {
1187667 F2B PACKAGERXL Existing hardLOCATION property in drawing was left unchanged
) L3 k9 z6 M( \: I, }. L2 m% U0 J1190144 ALLEGRO_EDITOR OTHER Fillet shape is not genrated aroundcline
+ R' Y( a0 U8 I; N9 M3 M; p/ ~" R1190618 ALLEGRO_EDITOR GRAPHICS Enhancement for Visible grid
4 M" @$ B4 B! y( ]1190927 CONCEPT_HDL CORE Check sheet doesnot report shorted signal/power nets if power symbol is connected to a pin
) m. `" V* f- x4 _1191008 CONCEPT_HDL CORE Remove BinaryFile feature doesn't work |
|
/1 
发表于 2013-10-29 17:15
收藏
淘帖
支持！
反对！
楼主
