TA的每日心情 | 开心 2025-7-30 15:24 |
---|
签到天数: 4 天 [LV.2]偶尔看看I
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
- H6 O6 a* g9 V0 i+ a' _# k
SPB16.60.033, Version: SPB:Hotfix:16.60.033~wint 3 J: B A! Z+ D4 ^+ ]
还没时间下!
! @9 j, V5 U* J7 v3 G* w0 y U4 ] x9 t% r/ i. P7 D1 g
5 s+ A3 H. s. w+ Z3 B" l4 X M, bDATE: 08-7-2014 HOTFIX VERSION: 033$ z) S. H% J& v$ a" z
===================================================================================================================================$ g3 v9 y5 f [" V8 {8 l4 ?9 x
CCRID PRODUCT PRODUCTLEVEL2 TITLE/ _! T% i+ p u* I
===================================================================================================================================
, B; x6 f) O' f, P1 Y1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.
% ^* m/ \; e' o* ~$ f- f+ W$ a1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value! d* g n5 |$ z
1279589 APD NC Duplicated Drills$ l6 t+ L1 K' T4 m( z
1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic
9 A$ K: l4 q1 D v- L: A- x& ]! I1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI
$ k9 J3 n- F% `4 _! k1291054 concept_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
: y0 [+ F |! T* C. e! I, D1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.
& e! q$ h# Y- w P+ P# i1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical" T/ d* V( d6 U- ?8 d" ~5 N$ |
1293346 allegro_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer8 J9 _% Z7 E# b4 ]4 I5 y: |7 h/ D3 ]
1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'
+ W, F0 T1 Y- J; t7 m/ K# u) x1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux
; d5 j; e' z! Q# x4 j" a# F1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted
2 {$ q- x) j! ^8 \* K8 i9 m1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy
2 L4 @2 ]# y' R. \7 |9 T3 C1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.+ r% `0 Y% T$ Y+ @9 R2 u ^. I' |
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected
; s& g* h0 i$ H1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.6
& ~' R% E2 S. a( p( i7 `3 t4 f* V1298421 ADW LRM Artesyn: LRM cannot update the part.
& t! V2 X* V$ A* E. }' z9 U. s6 V1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"
% o) d8 h* a' ~9 Q6 E- O6 [1 O1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
8 V2 S1 p) F; |" Z1300961 CONSTRAINT_MGR CONCEPT_HDL cmdfeedback.exe crashes during import physical+ z5 D1 X- h! {7 ?+ z
1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|