TA的每日心情 | 开心
2025-7-30 15:24 |
|---|
签到天数: 4 天 [LV.2]偶尔看看I
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
* h4 j7 \+ D. R0 D' X6 I! bSPB16.60.033, Version: SPB:Hotfix:16.60.033~wint
$ p; Z+ d* |1 i% ]还没时间下！
# O2 ?: w J/ x9 |5 A
2 q, y+ u' f) }, Q4 j. a# Z3 S3 D8 k* ~# ]% C
DATE: 08-7-2014 HOTFIX VERSION: 033: u1 F; I) i, j! t* ?, t
===================================================================================================================================) ~4 \8 t D {7 w L
CCRID PRODUCT PRODUCTLEVEL2 TITLE/ i' q. ~0 L6 P) p f
===================================================================================================================================
: B- M/ T" F1 E+ s1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.
. T$ ~# i( n6 K# H" Z1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value, s3 i8 W1 P0 F# Q& H+ `2 L$ c: q
1279589 APD NC Duplicated Drills0 v* I9 b- d" P4 S. A
1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic, T8 B! E( _5 G2 d" T
1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI
: u; ?4 r8 g, S1291054 concept_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
2 e$ j- W8 ?0 m/ E- q1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.4 q9 i- h7 m+ T' h6 _
1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical3 r! w, D* l( R8 c" n% k
1293346 allegro_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer) t+ S& T/ c9 q3 W& A: ]) U
1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'
( h: _9 d, o5 X3 |' X6 F1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux
" A! `$ t v6 {; J, U1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted: o _% B* R9 L/ z+ f
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy
" X3 ?8 p9 C8 R! a' G" x1 V+ F/ d1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.. @/ D, Q F4 k; V. m# `
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected1 F% m3 o/ q) u8 R! u
1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.6
. d! M* B2 r2 c1298421 ADW LRM Artesyn: LRM cannot update the part.+ z7 n3 L0 L7 B3 i- {
1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"1 P; }3 P$ D) R* ?# \0 n7 |% q2 [: ]
1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
+ v6 S' W" P5 o/ A& v5 I; f! ~1300961 CONSTRAINT_MGR CONCEPT_HDL cmdfeedback.exe crashes during import physical
* {& x" O4 S1 K; d' {5 h1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|
/1 
发表于 2014-8-20 18:22
收藏
淘帖
支持！
反对！