TA的每日心情 | 开心 2023-10-13 15:24 |
---|
签到天数: 3 天 [LV.2]偶尔看看I
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
5 V, @5 U+ p+ ^' W! Q2 _! SSPB16.60.033, Version: SPB:Hotfix:16.60.033~wint 5 o( G$ D4 l# p$ a
还没时间下!/ ]% x- j6 f( M
9 h; r0 u5 k) a9 a' @# u5 l4 i
3 S$ I f8 M! l7 R. v& u8 g, LDATE: 08-7-2014 HOTFIX VERSION: 033
! [; w+ ^' z! u3 B8 E( ]9 F) H===================================================================================================================================4 _9 F& v! R5 C
CCRID PRODUCT PRODUCTLEVEL2 TITLE
) Z' u3 @ j2 S===================================================================================================================================
" X4 X0 C9 J2 L- U* W' t, w1 ^1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.
0 N: |& P3 R f8 D$ a1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value6 _& P" F! S3 T: S, r! K, n" U
1279589 APD NC Duplicated Drills- P7 A9 t& K/ y- a- c
1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic
9 X/ d- s/ [; d. V4 j1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI+ ~# R; Q3 x4 T5 z- i& p
1291054 concept_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
: N- W- H% c1 j2 J9 t5 z8 d1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output. w7 h& S: r$ H* H' p' v! n# D
1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical
) {& _2 M9 D* H0 v. o! g( N1293346 allegro_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer0 U/ V4 h" j% ]" t& F* U1 K
1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'! o% @5 t% ? S8 _
1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux
6 S6 i% ?1 H3 F! M1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted
: [+ a+ H, p: O% A2 I1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy: v. J; ]- X( N# T* i
1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.$ f, S" U) h& H* b6 T, W
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected$ X' G# s3 \$ g' X. {9 x
1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.60 r3 ]! L/ _' w# Z& N3 P5 L& A
1298421 ADW LRM Artesyn: LRM cannot update the part.
+ d: R) p; f4 }9 L$ m1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"
1 F9 o6 f: g- y% n# P1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
7 h/ N, N8 i! y I5 j1300961 CONSTRAINT_MGR CONCEPT_HDL cmdfeedback.exe crashes during import physical
4 Z, j% C! Y$ x& Y1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|