|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
http://pan.baidu.com/s/1kToiYV1
( O: \1 r; L+ ]3 T6 z' i% |& F+ l, A
/ S; P8 x9 i1 z' t
DATE: 08-22-2014 HOTFIX VERSION: 0341 F. |# n6 T4 ^2 y& v: B( |
===================================================================================================================================
1 O k I4 Q0 HCCRID PRODUCT PRODUCTLEVEL2 TITLE* D4 N4 V6 h" N4 ?5 a
===================================================================================================================================
2 t& Z2 n! a" ]. m' K7 E932528 concept_HDL OTHER Ability to handle reusemodule in soft reuse blocks.' {/ B3 f/ Y0 a, ]7 A: O
1137838 FSP GUI Ability to add notes to the canvas9 Q, ^0 T9 V/ l5 P
1274382 allegro_EDITOR OTHER Retaining rats at the end of the clines or vias$ Y' t3 j, w# d, K1 `0 W* W
1283575 FSP DE-HDL_SCHEMATIC Force Schegen to use symbols from released library* {4 G# D8 G3 L( y: t# D7 j; D% ^
1296331 CONCEPT_HDL COMP_BROWSER CSV export no longer works properly from Component Browser
) t8 U) \3 P4 \: j1297855 F2B DESIGNSYNC ds -automode error9 i! d; i& m+ V$ ?+ Q7 t
1298028 CONCEPT_HDL CREFER CreferHDL crashes
5 n' U6 D) d: x/ _; C; [: |' f" ^1299607 SIG_INTEGRITY OTHER AutoModel should generate ESpice models for illegal values
8 p+ W0 r! ]/ P i) s1299609 CONCEPT_HDL OTHER AutoModel should make an ESpice model for a 3 pin Capacitor
/ f- X P1 L9 B& [" C1302013 ALLEGRO_EDITOR EDIT_ETCH AiBT Crashes Allegro for nets having T points
9 J8 k( |! U4 L. f/ L* z# f1302209 SPIF OTHER Can't Export to Router and create a Specctra file.
& M3 }2 J7 Q' p1 C) C% k0 b j2 K1302242 F2B PACKAGERXL Packaging a hierarchical project does not create a full pstdmodeldat file
# S6 F$ V, Y6 l, v0 W8 U. n1302285 SCM CONN_SERVER DSCS-120: Failed to open file <filename.xcon> in write mode3 p" ]' D( p" ]6 q7 t: o1 F$ \$ f
1302310 ALLEGRO_EDITOR INTERFACES Need way to have user defined license packages win over cadence products.
$ D6 ]' L' b: u. N0 M, l1302638 F2B PACKAGERXL Function swaps are not backannotated into the schematic5 u0 e$ N# R2 I: v8 g" U0 |' B
1303170 SIP_LAYOUT DIE_STACK_EDITOR Using Die Properties to move a die to the bottom side causes some entities to disacociate from the part' a& h* v; H0 m0 D4 k0 s8 T
1303214 CONCEPT_HDL CORE DEHDL crashes
- s* I. i5 ?! r$ f4 M' W' w1303219 ALLEGRO_EDITOR COLOR The user preference variable color_dlg_auto_apply changes the colors in the Display category& j Q$ R/ H9 i4 D) C, f5 j& H
1303685 CONCEPT_HDL CORE DEHDL crashes when I save page 3
: l, s" E4 F# H3 U1303897 CONCEPT_HDL CORE Tool crashes intermittently when editing top-level schematic) w ^9 m* u7 t) e- z
1304656 APD PLATING_BAR Add Plating Bar command convert the Clines having Arcs to 45 Degree segments
/ m; y; X8 g' ]4 e8 k" h; B4 u1306467 CONCEPT_HDL CORE Concepthdl crashes during model assignmnt+ G$ T! E2 S% W( L6 s: }- ]6 q8 z& K
& U; _) p& p7 n! B
. u4 [2 U+ J/ ~4 x# f功能上的更新了 color_dlg_auto_apply 应用;勾选了此项后;设置颜色时不需要点击应用按钮了;显示很直观哦# {# _1 K( K& E5 B
大家来试试吧: `# Q7 O+ J6 L7 g* t7 z m
不足之处就是出钻孔文件导入cam350时单位精度还是有问题的;特别是勾选了CAM350后比例更加有问题。
. E0 X; `+ Z; d6 i6 } |
|