|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
http://pan.baidu.com/s/1kToiYV1
/ V: @9 Y: H# r" M% V$ [5 S5 h" U2 F2 [9 y" i/ K( ?
" F2 t: s! T% v" d! G, wDATE: 08-22-2014 HOTFIX VERSION: 0340 F( ~' F( I7 y. H
===================================================================================================================================( ~. A) {' I. X( M8 D
CCRID PRODUCT PRODUCTLEVEL2 TITLE) E* ~# \% {6 g9 R& p! e8 C# Y P
===================================================================================================================================, [+ w) s8 a; S6 V
932528 concept_HDL OTHER Ability to handle reusemodule in soft reuse blocks.
, P" [/ E( W8 j5 G1 }1137838 FSP GUI Ability to add notes to the canvas
- L R9 V! ~ n" z D U; y8 o; c1274382 allegro_EDITOR OTHER Retaining rats at the end of the clines or vias$ H4 p( s% {' X. ^
1283575 FSP DE-HDL_SCHEMATIC Force Schegen to use symbols from released library4 P) R- n' O* `
1296331 CONCEPT_HDL COMP_BROWSER CSV export no longer works properly from Component Browser
' [0 V9 E" T2 x1 l' b9 Z1297855 F2B DESIGNSYNC ds -automode error
3 ~! e7 _+ l8 d) K1298028 CONCEPT_HDL CREFER CreferHDL crashes
, _& P4 E* R+ ~" G' T1299607 SIG_INTEGRITY OTHER AutoModel should generate ESpice models for illegal values
9 X5 x/ A3 o$ M+ _$ d1299609 CONCEPT_HDL OTHER AutoModel should make an ESpice model for a 3 pin Capacitor1 |- y/ X# K8 p; X X6 F
1302013 ALLEGRO_EDITOR EDIT_ETCH AiBT Crashes Allegro for nets having T points0 U- n( D2 v3 {. e) c( I7 a* F
1302209 SPIF OTHER Can't Export to Router and create a Specctra file.8 k, r+ w% j m& c- _( [* d" J, T
1302242 F2B PACKAGERXL Packaging a hierarchical project does not create a full pstdmodeldat file) H/ K9 t" B5 H: G
1302285 SCM CONN_SERVER DSCS-120: Failed to open file <filename.xcon> in write mode
7 J5 w8 w. J g9 s1302310 ALLEGRO_EDITOR INTERFACES Need way to have user defined license packages win over cadence products.
I( H) d/ n( t' R6 T% L1302638 F2B PACKAGERXL Function swaps are not backannotated into the schematic8 I" d) @% O6 s8 F& r$ ?& ?
1303170 SIP_LAYOUT DIE_STACK_EDITOR Using Die Properties to move a die to the bottom side causes some entities to disacociate from the part
8 y& U) c" m5 C) o6 S' W4 T1303214 CONCEPT_HDL CORE DEHDL crashes5 k( _! F) q& v. b- c
1303219 ALLEGRO_EDITOR COLOR The user preference variable color_dlg_auto_apply changes the colors in the Display category
% |# J0 t1 u9 Y9 U; ~8 j0 S1303685 CONCEPT_HDL CORE DEHDL crashes when I save page 3
9 ?( \, s0 n% _& Z5 V1303897 CONCEPT_HDL CORE Tool crashes intermittently when editing top-level schematic
3 n$ H2 [! W. }# o$ q4 R5 Y$ P V1304656 APD PLATING_BAR Add Plating Bar command convert the Clines having Arcs to 45 Degree segments4 f# d" P1 ~9 R* ?
1306467 CONCEPT_HDL CORE Concepthdl crashes during model assignmnt: f `5 X5 P) J( v6 A# J; _* D: z
1 L& z, q) U$ J, f9 P; i z% y
$ @- f( U# J8 z8 a功能上的更新了 color_dlg_auto_apply 应用;勾选了此项后;设置颜色时不需要点击应用按钮了;显示很直观哦! n, Z' {0 W. E) ~" ]1 o3 [ b1 x
大家来试试吧
# C! }+ V* t2 Y0 }不足之处就是出钻孔文件导入cam350时单位精度还是有问题的;特别是勾选了CAM350后比例更加有问题。
, r( p: J- h9 D, @6 Q0 D0 i |
|