|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
我在做数模混合仿真的时候,在config中调用模拟电路和数字模块的symble,但是在进行display partition>all active时,系统报错:
( f: B: K! n" \! i' o0 a\o *SYSERR: Unable to hdbBind for inst I15 in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.$ r3 o0 D1 l, M
\o *USRERR: Selected context view string 'spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl'4 d# R8 d! U+ v+ _. Y
\o offers no suitable view for inst I15 referencing placed master design.add_and_mult.symbol
8 t- h" J5 w2 L$ y* u\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.( e% i- Q% O3 b* ]
\o Please check HDB configuration or library setup.
( q! A1 c& h6 x ^& K+ g1 F: w0 A\o *USRERR: Selected context view string 'functional') \# y, T& b" U z+ X2 M0 I& B
\o offers no suitable view for inst I14 referencing placed master design.average.symbol
: [, e1 c" y: h @" x; j\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.' Z$ Z" ?$ d8 r: d
\o Please check HDB configuration or library setup.
4 k5 Z1 i* C0 V/ J( z j\o *USRERR: Selected context view string 'functional'
/ z2 i# @1 t! S: O6 S3 S) l9 P, z\o offers no suitable view for inst I12 referencing placed master design.unit2.symbol
, F: j/ c9 T e4 j: `\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
- T2 E& A" ~7 a3 Q\o Please check HDB configuration or library setup.# E7 f1 U# ?9 B! d* v `
\o *USRERR: Selected context view string 'functional'
! F& z7 v* L/ t. `\o offers no suitable view for inst I11 referencing placed master design.unit1.symbol
, j7 Z7 U+ N$ F! S\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
3 Y! {. }, T# p& I\o Please check HDB configuration or library setup.. P$ K x3 X: \) q; k, h
\o *USRERR: Selected context view string 'functional'
1 o( m j# R9 s" x. l\o offers no suitable view for inst I4 referencing placed master design.encode.symbol6 V: J7 J4 ?2 `3 F5 ]0 Z
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.8 Q# r9 Z/ [& l+ g
\o Please check HDB configuration or library setup.3 B" d; S! h* ^; u% Y
\o *USRERR: Selected context view string 'functional'
6 v. y$ ^: J: J2 \7 X4 l\o offers no suitable view for inst I2 referencing placed master design.encode.symbol
5 e4 a9 h2 P0 R$ h9 T. G\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.9 m2 B$ C/ h* ]( ?4 \+ x
\o Please check HDB configuration or library setup.8 w' o/ U& N8 t7 r v6 A
\e *Error* Failed to partition the design.2 }2 M6 j% U" Y; z8 W
\e
- s" n+ P/ @- a3 D\e *Error* mspDisplayPartition: Failed to create network, O1 s3 k7 [( _. j/ t# d
9 {$ E6 s! P$ R3 f/ g这是什么问题啊?求大神帮忙解决一下,鄙人不甚感激!!!8 p2 U' X! I4 f$ t/ {. a. Z
|
|