|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
本帖最后由 pzt648485640 于 2015-10-18 11:10 编辑
3 c# z5 e7 M4 G" C# M
! U( I8 D: ~! G$ U9 N由于17.0作为过度版;固未做太多更新;应坛友需求所发+ L8 T9 p* M( ?+ S) h' u7 d
DATE: 09-04-2015 HOTFIX VERSION: 006, h& @) q- g# w8 s6 _
===================================================================================================================================
" K2 m; f( G( J4 G' z1 b$ C( j* `% bCCRID PRODUCT PRODUCTLEVEL2 TITLE" o' r& ~# u4 B
===================================================================================================================================& k. I" W. f0 Q
1458272 SIP_LAYOUT ASSY_RULE_CHECK File size increases by factor 4 after ADRC check on a specific customer design
( u% ^# o; A; r# m! B1460178 allegro_EDITOR INTERFACE_DESIGN PCB Editor crashes on deleting vias or nets( Z0 b9 R5 ?$ v8 X
1461387 SIP_LAYOUT skill axlDBRefreshID(nil) removes ID from assigned variable
! R8 i0 U; R8 Q+ f6 p/ M; t1 }0 j) E1461625 SIP_LAYOUT ASSY_RULE_CHECK Core polygon routines are not creating proper polygons; ADRCs reported: "acute angle", "exposed metal to exposed metal"
( G, x# l$ E/ t! k. D1464771 SIG_INTEGRITY OTHER Application crashes when extracting Diff Pair topology from Constraint Manager
0 e, F, \0 {6 V
( e3 R) r* K u. g9 k! ohttp://pan.baidu.com/s/1gdhBNzl' T! O; {" T s8 B- C
, i$ [$ y3 @- F: ` k4 l9 a$ b直连SPB17.0
9 C: ]" L3 @$ g* G4 ?9 B+ p
9 E8 s) J8 Y3 s$ Y& C) |+ r
m: b4 X! ^# q, U; @: y
6 R1 g- x4 R3 P( R# q |
|