|  | 
 
| 
x
EDA365欢迎您登录!您需要 登录 才可以下载或查看,没有帐号?注册    ( i+ N4 x8 `4 B8 m2 @2 M补丁包更新列表!5 ?/ V+ G+ ^0 S! Y0 T
 
 : F3 _* z( e( g9 q# Q/ xDATE: 11-20-2015   HOTFIX VERSION: 0610 R( W3 x4 b; Z9 F& I# {* y/ S- W# i
 ===================================================================================================================================
 8 R  p% W. D9 ^5 g! A7 V/ vCCRID   PRODUCT        PRODUCTLEVEL2   TITLE1 J. M& d1 k6 P& G) p" R/ j+ a6 y
 ===================================================================================================================================
 ( k, f; w: b) M, z- }6 L9 N1306441 APD            OTHER            The Minimum Shape Area option in Layer Compare uses an unspecified value
 # b3 a/ _+ o' U/ F' j! w1342644 ADW            COMPONENT_BROWSE Need directive or method for Component Browser to load a search criteria file upon init
 $ v8 A) ~- u" B! Q! c1413248 concept_HDL    CORE             Import from another TDO project makes the block read-only
 $ O+ B, E' M6 e* E  ]0 h% R& m1417429 allegro_EDITOR INTERACTIV       Pick box only accepts 1 set of values. You need to close the box and reopen it to draw a rectangle- S7 C, D: n5 b; q2 R6 r
 1417442 ALLEGRO_EDITOR INTERACTIV       Spin via stack and only part of the stack spins
 2 u4 l( |. o9 D: o) W. a6 h1451977 CONCEPT_HDL    PDF              Origin of PDF mediabox not starting at (0,0) when PDF page_height and page_width are set( H3 r+ a8 ^7 C, i2 p5 y; Y
 1453527 ALLEGRO_EDITOR EDIT_ETCH        Contour route hugs the outer edge of the route keepin$ f: _+ y! }. U
 1464948 PCB_LIBRARIAN  VERIFICATION     The errors/warnings do not match between the various tools
 ( u  C+ Q, k* g1467826 CONCEPT_HDL    PDF              PublishPDF from Console Window creates a long PDF filename) y- Q) O) I0 @2 s( L* {3 W0 t
 1478639 CAPTURE        OTHER            Capture Browse Nets window does not display all nets
 * w4 c" [; ?; G/ b$ _$ H. ]1479177 SIP_LAYOUT     OTHER            Pin pair constraints do not appear to be supported in Sip Layout XL( }7 e* G! w/ C5 H3 A
 1479227 CONCEPT_HDL    CHECKPLUS        Custom DE-HDL Rules Checker rule flagging invalid voltage in hierarchy
 8 A2 {- t- S* H2 s2 T1479454 CONCEPT_HDL    OTHER            DE-HDL issue: locked DIFF_PAIR property is editable2 k. L% }8 D5 ?' g; v( s
 1480293 CAPTURE        PROJECT_MANAGER  Capture hangs when searching for all nets/ a& N8 `. e0 G) ]
 1483894 CONCEPT_HDL    CORE             Import Design hangs when pull-down arrow is clicked twice
 6 g1 P7 R. @/ {+ @1484781 CONCEPT_HDL    CORE             Three different Hierarchical Viewer issues
 6 K& s5 l, ?" J, }1485059 PCB_LIBRARIAN  CORE             Part Developer pin attributes are randomly marked as read-only1 B+ u7 L$ \7 b7 L
 1485960 CONCEPT_HDL    CHECKPLUS        Custom DE-HDL Rules Checker rule is crashing the project
 ! G  Z, `: x1 u4 h8 y$ u" R4 l1486086 ALLEGRO_EDITOR ARTWORK          Cannot generate artwork." p" i3 i) v0 P5 j& n
 1486834 CONSTRAINT_MGR OTHER            Restore the Status column in cmDiffUtility8 _. V( @; p. b! X+ x1 U5 b
 1487085 CONCEPT_HDL    CONSTRAINT_MGR   Import Physical with the Constraints only option reports problems
 5 `3 t" z2 Y/ m" b5 G- w1487197 ALLEGRO_EDITOR DRC_CONSTR       Drill to Via DRCs are not being reported- [" h, D' W2 b! I; ~) U1 D6 }
 1487265 CONCEPT_HDL    CORE             Replace command in Windows mode shows incorrect behavior3 ]4 K# g/ Y" l) u! t9 }) ^
 1487733 CONSTRAINT_MGR OTHER            Running Export Physical - It takes over two hours to update the PCB Editor board
 + i; z+ g* x0 l' K1488758 CONCEPT_HDL    CONSTRAINT_MGR   CM_VALIDATION_ON_SAVE should be a hard stop on Constraint Manager
 % _2 I$ x3 o1 S8 i3 P2 h, V1490299 SCM            OTHER            ASA does not update revision properly4 K/ S+ p* @6 N6 n8 l5 t2 p
 1490744 ALLEGRO_EDITOR skill            axlChangeLine2Cline changes line to cline and places it on the TOP layer
 3 v* G6 }$ z' t0 X) t1490924 F2B            PACKAGERXL       Save Design/Export Physical is resetting Via constraints# l- [' Y4 C7 G7 J5 ]* g# ^/ J
 1491351 ALLEGRO_EDITOR OTHER            Create Detail for bond fingers on a custom layer not working) J8 K2 r% T3 s; e$ R
 1492595 ALLEGRO_EDITOR MANUFACT         Dimension character substitution help is wrong! I" o; J, [/ U! {
 1492777 ORBITIO        ALLEGRO_SIP_IF   OrbitIO import of customer mcm results in crash
 0 \- p% q3 @9 D4 h. ~4 L" A1492901 CONCEPT_HDL    CORE             Cannot instantiate a multi-sections symbol (> 10 versions) in Design Entry HDL$ k8 i: r) W- U$ r  h  R
 1495621 ALLEGRO_EDITOR INTERFACES       Oval pins are placed with wrong orientation in IPC2581
 $ q+ K# R8 V) o1 W8 n) I1497597 ALLEGRO_EDITOR DATABASE         Show Element on pin shows wrong drill size
 : ~, ?2 N7 N: d* Q) g1497956 CONCEPT_HDL    CORE             ADW Library Flow test schematic generation crashes DE-HDL while saving the design when using customer adw_conf_root. A8 P0 N9 |3 \6 C
 1498234 ALLEGRO_EDITOR ARTWORK          PCB Editor fails to create artwork and no error is listed in the log file
 4 Q  _8 z  X7 ~! Q0 N1499363 CONCEPT_HDL    CORE             Custom attributes under variant management stopped working in Hotfix60
 \6 K4 H: n: ^" i
 2 Q! G9 E& |/ p) g: G( |$ L" P& O" J! e6 ^! W" ^- R
 ' [0 k$ w; ]3 t- C( w
 最新破解包列表!) C' U+ j% n9 r3 r# u: M. f. |/ f
 ------------------------------------------------------------------------------1 c1 B6 {5 g% Q0 U4 o
 SPB 16.6   UPDATED KITS RELEASE: ISR 16.60.061    EST.DATE:  11-20-2015
 . s' @7 A- i# [' y2 q------------------------------------------------------------------------------
 $ [( X6 g) n# J3 |8 S. T$ R0 H# }CompBrowser16.60-s037wint
 ; S8 a$ [2 {1 @- sDSCoreUtils16.60-s077wint, A5 }% j3 N6 u; [6 m, r+ L
 DSCore16.60-s055wint" H& \8 E1 u, m4 ]
 DSSchgen16.60-s030wint
 . H8 L3 p4 o: q- p- _" ?4 O! ]DSSetup16.60-s010wint
 7 I! ^+ K3 g* h; {& q" zDSTableEditor16.60-s018wint
 5 R! G3 l& S$ k* cDSTextEditor16.60-s015wint1 Z  x" `9 ^6 Q: V& c; c) e
 DSUICommonIndep16.60-s019
 3 A( P# u* T: L* iDSUICommon16.60-s026wint
 7 X4 j% g, O/ `8 o8 o2 w- `DSUIUtils16.60-s037wint. U4 D. U9 t( I! o2 y. F
 SPBIX06116.60-p002wint
 . ~4 L6 k$ ?. x' Q3 Y/ D: kadpPDFLibs16.60-s033wint
 $ C! `- B4 o' w7 z9 p4 padvanPakgDsnr16.60-s129wint5 L  l1 b7 S2 I+ E8 r$ X
 adwLRM16.60-s033wint
 : W% g% y3 W9 K% aadwSDM16.60-s044wint+ @. J# F5 d, a5 P2 @0 B  W. Y
 algroAcad16.60-s122wint
 9 f8 T) X! P0 W7 _algroArtwork16.60-s122wint
 : P% S# G& T) c) I( B) I3 valgroAxl16.60-s048. H: S2 n" [! O% w
 algroBase16.60-s129wint9 C6 Q4 G, t6 Y( C
 algroCxt16.60-s077
 R" B) e' p9 O0 B: V+ walgroDBTools16.60-s124wint$ Q' Y5 F* V0 |, [* F
 algroDsign16.60-s122wint2 z* X% E& x0 ~3 D
 algroF2B16.60-s122wint3 `+ F; \1 N7 d$ g  B: K9 R5 b
 algroIDF16.60-s122wint* C$ f1 g* e! x7 e
 algroIgin16.60-s122wint9 [) B+ L, B! }/ h# G- h8 M4 W
 algroIgout16.60-s122wint; S* K* ?8 i  _! Y2 J/ e
 algroIpc16.60-s122wint
 7 w! G7 \# x. u/ YalgroMfg16.60-s122wint0 |4 @4 J6 s' F; k
 algroNetin16.60-s122wint
 \: A: c1 V* x; ~# b. {1 u1 g; |2 nalgroPlace16.60-s122wint* R1 k; y/ ]$ g0 Q  l
 algroSgnse16.60-s122wint9 ]8 }) r5 Y% i  G0 x/ u
 algroSpif16.60-s122wint
 1 P- d* C% B# S% O% v' NalgroStrm16.60-s122wint/ Y8 x1 z. G' ?7 x/ C9 D( B% L
 algroTextIndep16.60-s089
 + J. B$ a% q3 H5 a  ialgroTransltr16.60-s121wint# r) [' b1 G: S; H/ W2 e
 algroUtlty16.60-s122wint
 8 E5 g% h, ^6 ^0 w' n- Q; c- x0 ebom16.60-s030wint4 x+ K9 ~6 A' m- ~" K
 capPSpLibMAB16.60-s018wint
 8 J( z) {6 x' @0 O7 K, _; FcapProg16.60-s044wint
 9 w- c5 t# i/ l0 xcheckplus_exp16.60-s023wint
 & B$ b! F! _4 d: r/ `$ @conceptNT16.60-s106wint" M/ ~. m+ P: b- |
 concptSetup16.60-s015wint9 @! q# u& G% R, R/ q9 n
 consMgr16.60-s104wint
 h0 P) P6 E4 E6 Y' v9 sdesSync16.60-s019wint+ U4 z; F3 K5 y
 eCWCore16.60-s009wint
 6 ^8 W, B# e7 w; h) F0 ^fetBase16.60-s034wint
 5 B! b* a5 m) C$ R. V. SicpCommon16.60-s122wint' Q. C5 h, t7 S! ~4 f
 iff2hdl16.60-s010wint# ]5 _; p- E* ]' b& W6 L
 lmancore16.60-s036wint
 4 R. }  Y. e5 _  `lmanext16.60-s012wint
 - z6 _) a2 @6 p; n% E) ilman16.60-s023wint  b' C  v3 o7 F! F
 productServer16.60-s084wint
 , E4 x+ [$ \3 }6 pprojMgr16.60-s015wint+ ~/ Y  L8 E/ N* z9 H- c
 pspProg16.60-s043wint0 w* h' x" [; S: i; J% t1 t
 rfpcbfe16.60-s026wint9 o$ I5 P8 a0 c
 rfsipPcellIndep16.60-s005
 1 ]* [# j9 U4 Z$ g' \5 a/ csipDsnr16.60-s128wint
 # T! e- E9 h/ j8 ospbFPGAPlanner16.60-s065wint) I% `3 A, i4 t
 specctraQuest16.60-s122wint- Z5 j. c# u/ G& I0 `; X  U+ [
 spgSignal16.60-s123wint0 V9 c$ G- s+ @6 W) b3 `
 vedit16.60-s043wint
 ' {( z9 u+ G; r% p3 i, c& s
 " J: {5 E5 e2 U补丁包种子!
 " ]) U! k" N4 `& \5 K) b8 |% Z
  cadence.spb.orcad.16.60.061.hotfix.rar
(17.88 KB, 下载次数: 1069) ' d' X5 `. Q# ?& s( V' ^
 7 B2 |5 \& E$ f7 e# ^- X  l. Q: }5 S
 / i+ f9 G3 B! j9 |
 
 | 
 |