SPB 16.6 從061到071版的補丁內容

jacklee_47pn

DATE: 05-28-2016   HOTFIX VERSION: 071
4 o3 W* k' ], J8 O6 a===================================================================================================================================
; {* z! j( B+ |- m# h% }4 `! UCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
& L) M/ |: S. D6 A2 s( ]# T$ s: r1452838 concept_HDL    CORE             Apparent discrepancy between Bus names and other nets
1469146 ADW            LRM              ERROR(SPCODD-5): Pin '1<1>' on the following primitive instance cannot be packaged in package
/ H' K2 i4 B4 }2 i* J5 o0 i1499515 ADW            COMPONENT_BROWSE The Search Criteria property value is automatically being set in the ADW Component Browser
* Q! O$ z9 g5 L% F9 n5 a6 n1524947 SIG_INTEGRITY  SIGNOISE         SI Base, PCB SI: Custom Stimulus is not recognized correctly
1532162 CONCEPT_HDL    CORE             The Rename Signal command does not update split symbols.
3 L6 r8 q" ]. h( f% i( z# k1543997 CONSTRAINT_MGR OTHER            Import Logic is overwriting the constraints in attached design.
( B2 a6 M) U: Z2 ]+ ^4 S/ z! y1544675 allegro_EDITOR OTHER            Export libraries corrupts symbols if paths do not include the current directory (.)
- W' G0 r0 G$ K) m4 L5 |! _1549097 CONSTRAINT_MGR XNET_DIFFPAIR    Need to warn users creating differential pair(s) in the Physical Tab with nets that have voltage properties set
1551934 ALLEGRO_EDITOR skill            axlBackDrill command is not analyzing new layer set when application mode is set to 'None'
1554919 ADW            LRM              LRM does not find PTF data for cell 'res' in the reference library
1555009 CONCEPT_HDL    INTERFACE_DESIGN Not possible to rename NG
  \+ l/ ~4 d6 o+ `* g1 @1 L  D) [6 N1557542 ALLEGRO_EDITOR OTHER            DXF export creates strange result for donut-shaped polygon
1559136 ALLEGRO_EDITOR EDIT_ETCH        Cannot connect floating clines to vias with nets
1560301 CONCEPT_HDL    CORE             DE-HDL hangs when Edit menu commands are called on Linux if xclip is open
$ z: {' {( X, E2 v1 L9 i/ P5 }9 [  v; ^1560804 ALLEGRO_EDITOR OTHER            Film records order gets reversed when using File - Import - Parameters after File - Export - Parameters
1564036 CONCEPT_HDL    CORE             User-defined custom variables are not getting populated in the TOC
7 D& b/ {. g# }8 Z6 V+ B1564545 CONCEPT_HDL    OTHER            Signal model property deleted from an instance is not deleted from the instance pins
5 y6 V, U. j1 l, i7 }7 S. Q3 v0 [1564552 CONCEPT_HDL    CORE             Find Net should zoom to the nets on schematic canvas
# f; g- q+ b& Y3 ]* ?2 y1566119 CONCEPT_HDL    CORE             Right-clicking the schematic to add a component does not show all the schematic symbol versions
1566848 ALLEGRO_EDITOR ARTWORK          Board Outline artwork is incomplete
1567290 ALLEGRO_EDITOR MANUFACT         Import Artwork fails to import a shape.
4 R  f) d( ?0 N: u9 ?1567587 ALLEGRO_EDITOR MANUFACT         Extended tool name in header of drill file is not correct
1569056 CONCEPT_HDL    CORE             Opening New Cascaded Window Causes Graphics Artifacts on Old Window
1569087 ALLEGRO_EDITOR DRC_CONSTR       Running DRC Update gives the message  'Figure outside of drawing extents. Cannot continue.'
1569147 CONCEPT_HDL    CORE             Signal Name AutoComplete Drop Down List Not Correctly Displayed
1569924 CONCEPT_HDL    CHECKPLUS        ERROR (body_to_physical_check) - Pin name(s) not found in package : PEX_REFCLK0_N* PEX_REFCLK1_N*...
8 t/ ^6 k4 ~$ ]. N% i- }( e" }5 q1570419 CONSTRAINT_MGR CONCEPT_HDL      How do I add a customized worksheet custom property weblink in Constraint Manager
0 f) a/ G+ B5 p+ O1570624 APD            ARTWORK          Artwork file has missing voids on a layer and is causing a short
$ F+ R* b7 R) C- l  w% {7 I1570678 F2B            DESIGNVARI       Variant Editor error when adding an RSTATE property
% _6 B# q: x, w& {- g+ j2 K+ P, M) ^* }1571113 CONSTRAINT_MGR DATABASE         Reports generated from cmDiffUtility show the differences in mm units only
1572593 ALLEGRO_EDITOR ARTWORK          ARTWORK: 'Draw holes only' option does not match display
1573205 CONCEPT_HDL    CORE             dsreportgen is unable to resolve the physical net names (PHYSNET)
) r, s1 t. l- }& \( w1 ^1 @* F1573970 CONCEPT_HDL    ARCHIVER         archcore fails to archive the <project CPM>.arch file
' x- Y5 s2 H7 {8 X3 `1574381 CONCEPT_HDL    OTHER            Packager crashes with some advanced settings
1576100 ALLEGRO_EDITOR SYMBOL           Update symbol crashes, creates '.sav' file, but shows update was successful in 'refresh.log'
1580103 ALLEGRO_EDITOR DATABASE         dbstat of 16.6 does not recognize 17.X files
6 D% d' ?( e7 J% m: t4 t/ j- V
DATE: 04-22-2016   HOTFIX VERSION: 069
# b% {0 d* {% q, M5 i- k===================================================================================================================================
& B4 g& S; D; x6 G5 ]4 R( DCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
0 [+ N! A8 v' G6 S( D1272355 F2B            DESIGNVARI       Property changes on replaced component shows incorrect result in BOM output
1483136 ADW            COMPONENT_BROWSE About searching the parenthesis or comma in Component Browser of ADW Mode
7 b2 U5 e5 g1 v1 h2 m% Y1488909 ALLEGRO_EDITOR DRC_CONSTR       Test Via causes net scheduling verification to fail
+ U0 p+ k- t1 r( X8 j2 x: x) H1498389 SIP_LAYOUT     DIE_GENERATOR    Provide the ability in the 'die in' command to specify flip chip as a DIE symbol
1506672 ALLEGRO_EDITOR INTERACTIV       Replicate Place - Shapes are missing
% \/ |# E& o0 I  M4 {1523532 F2B            PACKAGERXL       Adding subdesign names in the "Use subdesign” or “Force subdesign" sections hangs for more than a minute
1525783 CONCEPT_HDL    CORE             \BASE scope does not work for SYNONYMed global signals
1529846 ALLEGRO_EDITOR SHAPE            Some shapes are not generated in the artwork
1537499 CONCEPT_HDL    CORE             Adding the same version (already placed) with the same split block name should not be allowed
  d, {, K6 e5 V, v" z1542334 CONCEPT_HDL    CREFER           creferhdl leaving lock files in sch_1 folder
. g* f5 [8 I  J" z& Q; |1543410 ADW            LRM              LRM shows confusing pat status. It reports that update is needed but clicking update doesn't work
  u2 z% G, Z% I0 F+ n' h1546141 ALLEGRO_EDITOR SHAPE            Shapes missing from Artwork
: x$ q8 ^7 s) C% O9 n. d6 t: }- ]1546877 CONCEPT_HDL    CORE             Align Left on Wires Fails With Incorrect Error Message
  @: L/ x# u/ \, Y6 G6 ?1548953 CONCEPT_HDL    CORE             Genview generates a symbol with strange graphics - lines going to a single point
8 n: J4 c2 F0 n* t; m0 C7 k4 N1548978 ALLEGRO_EDITOR MANUFACT         Shape not voiding clines
1550941 PCB_LIBRARIAN  PTF_EDITOR       PDV Part Table Editor new column sorting causing problems
8 ]2 b) G% L  \  j9 C1553950 ALLEGRO_EDITOR SKILL            Executing axlUIControl('pixel2UserUnits) crashes Allegro
1554333 CONCEPT_HDL    CORE             Changed connectivity error when aligning ports attached to netgroups
1555092 SIP_LAYOUT     DEGASSING        Degass offset is not working with hexagons
1556261 ALLEGRO_EDITOR DATABASE         Running DBDoctor on board file gives an error"Illegal database pointer encountered, Exiting DBDOCTOR." and crashes
+ @: g1 n% v5 E1557716 APD            OTHER            Stream out fails with request to terminate detected - Program aborted
1559951 SIP_LAYOUT     SYMB_EDIT_APPMOD Wrong bump locations after Symbol Editor -> Refresh co-design die
& }1 l: R9 z. N9 [7 o1560197 CONCEPT_HDL    CORE             bomhdl adds extra charcters to subdesign_suffix when generating hierarchical BOM
1562537 ALLEGRO_EDITOR mentor           Mentor BS to Allegro 16.6 results in Fatal Error
  Q) T0 W. g: i1564203 ALLEGRO_EDITOR ARTWORK          ARTWORK : Can't generate negative film.

9 B5 I% h" ]7 @9 G6 wDATE: 03-23-2016   HOTFIX VERSION: 068
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
/ }3 t# q) |0 B+ }9 q===================================================================================================================================
1522411 FLOWS          PROJMGR          License selection should persist on invoking Layout from Project Manager
1544614 ALLEGRO_EDITOR SKILL            Associative dimension data reaches the 'psm' file despite deleting the layer on which it was set in the 'dra' file
! G- _. G+ N7 e4 J: S- Z8 j& j1545909 ALLEGRO_EDITOR UI_FORMS         Show 'microvia' checkbox in 'Blind/Buried Vias' form only with the 'Allegro_PCB_Mini' license
$ B  V7 n6 Z( L* I1546842 ALLEGRO_EDITOR OTHER            Unsupported characters: Not being reported by 'netrev' and causing nets to short
( b  e" Z' b1 Z0 d. J& p0 }9 k9 S1547224 CONCEPT_HDL    CORE             Lock the 'PATH' property once it is assigned by system
1547584 SIP_LAYOUT     OTHER            SiP - Design Variant - delete embedded layer if not selected.
1548116 CONCEPT_HDL    CORE             Some versions of Technology Independent Library do not appear when adding a symbol
- B. u( R1 F* P. ^8 K& j. T* ~1548151 ALLEGRO_EDITOR INTERFACES       Exporting a step file gives a component rotation mismatch in the *.stp file
: g  e8 \' y  L' a- _1548421 F2B            BOM              Parts with same 'BOM_IGNORE' set do not behave the same way in the BOM report
9 d# k8 M: U. b3 d8 E1549105 APD            OTHER            'Stream out' fails with message: 'Request to terminate detected. Program aborted'
1549662 ALLEGRO_EDITOR OTHER            Import parameters fails if your parampath does not have .
1549836 CONCEPT_HDL    CORE             Tools -> Customize -> Keys -> Reset does not actually reset keyboard shortcuts
7 J% |1 `* z- P! d- I1550052 ALLEGRO_EDITOR PLACEMENT        PCB Editor crashes when copying symbols

9 C% w. s! ?) H, h, c: v9 U, V9 gDATE: 03-11-2016   HOTFIX VERSION: 067
===================================================================================================================================
" e7 [7 i7 [8 u  C# \% ACCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
4 M! d+ v/ |! F1482953 ALLEGRO_EDITOR DATABASE         Part change disassociates parts from Group
1484075 ALLEGRO_EDITOR pads_IN          'pads_in' imports ASSEMBLY_TOP  and PLACE_BOUND_TOP outlines that are defined as shapes as lines
7 D3 A/ K; D' F9 ?9 I* c1519155 ALLEGRO_EDITOR OTHER            IPC-2581-B Negative Plane Error
1528075 CONCEPT_HDL    OTHER            Auto Generate: DML model assignment fails with error 'There is PHYS_DES_PREFIX property in PTF file.'
. i, A! V9 M$ S2 v1528398 ALLEGRO_EDITOR SCHEM_FTB        Problem with pin number format used in NC property
, r9 W3 v+ ~1 T, U' O+ Q1529178 SIG_EXPLORER   OTHER            Values not transferred correctly for PinPairs when created ECSET from a net
1529720 CONCEPT_HDL    COPY_PROJECT     Running ADW copy project does not update the 'master.tag' file
6 B- K3 W: c+ p$ J$ O# l1530707 CONCEPT_HDL    CORE             Request to recover a 16.6 design after DE-HDL crashes
1532124 CONSTRAINT_MGR SCM              'File - Export - Technology file' in Constraint Manager crashes SCM if .tcf file is missing
1532788 CONSTRAINT_MGR OTHER            Pin pair is hidden when Highlight Filter is ON in Constraint Manager
/ ^& V4 q  Q6 z, Z1536912 CONCEPT_HDL    CORE             Customizing keys in DE-HDL - Disallow mapping a command to alphanumeric characters
1537055 CONCEPT_HDL    CHECKPLUS        Rules Checker - POWER_PINS value not obtained when schematic instance has the POWER_PINS and POWER_GROUP properties
& Y+ k& H4 u8 l6 N2 m9 z1537278 SIG_EXPLORER   SIMULATION       SigXplorer (Allegro Sigrity SI) crashes when simulation is viewed in SystemSI Waveform Viewer
1537339 CONCEPT_HDL    INTERFACE_DESIGN No warning is flagged when moving a Net Group over a net
1537521 FLOWS          PROJMGR          Do not allow project creation if there are spaces in directory or file names on the Linux platform
1539227 CONCEPT_HDL    CORE             Renaming a page from the hierarchy browser crashes the schematic editor.
$ e& f+ o: \; U8 Q: L7 H1541532 SCM            SCHGEN           Generate Schematics crashes with 'Out of Memory' error
3 B6 o8 _; ~- w$ T3 j1541589 ALLEGRO_EDITOR INTERFACES       STEP model incorrectly shown in 3D viewer. Shows pins as angled.
1541680 CONCEPT_HDL    DOC              A dot (.) or period in design name created 2 separate design folders in worklib
1541687 ALLEGRO_EDITOR PADS_IN          PADS closed polygons are imported as lines
- o5 @7 M, h/ b9 B" w" E( I9 G6 G1542722 ALLEGRO_EDITOR INTERFACES       IDX export: RefDes and PART_NUMBER missing for mechanical symbols
9 S+ c. z2 ?3 I* l+ V0 u% q7 B1542817 ALLEGRO_EDITOR DATABASE         Import Netlist not getting completed on specific board
0 a9 ?" R6 i; B- }" C; g4 G1544060 SCM            SCHGEN           Generate Schematics causes Allegro System Architect to crash
1544633 APD            STREAM_IF        The 'stream out' command causes Allegro Package Designer to crash
! p- o6 ]  V1 b: _5 ?, B( X5 k" k1544698 ALLEGRO_EDITOR PLACEMENT        'place replicate' does not add clines and vias to fanouts if fanouts are marked
1544859 APD            PARTITION        Timing vision menu is missing in APD/SIP partitions.
. B1 j/ B, l: ~! q1545136 ALLEGRO_EDITOR PLACEMENT        All fanouts are marked as part of one symbol instead of the symbols they attached with
/ x& S, N. W/ q0 G1545370 APD            OTHER            Pads in .mdd file getting placed on different layers as compared to the design
2 p, w6 A0 G! i& ?9 T& F* {
DATE: 02-26-2016   HOTFIX VERSION: 066
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
3 N+ L$ @! b% N2 i6 L* s===================================================================================================================================
# @7 [2 g0 b4 y- T% H1523426 ALLEGRO_EDITOR DRC_CONSTR       Dynamic shape not adjusted based on keepout; DRC generated
- ?7 D, p" M4 o! W/ J8 ?1526729 SPIF           OTHER            Exporting a dsn file causes PCB Editor to crash - in the interactive and batch modes
1529209 CONCEPT_HDL    CORE             When adding a component symbol version, the More option does not show all the versions
5 `+ k0 M4 I3 R  x7 i1530888 ALLEGRO_EDITOR INTERFACES       IPC2581 does not generate production files and fails with a segmentation fault message
1532865 CONCEPT_HDL    CHECKPLUS        Provide the ability for Rules Checker to report a GND symbol from the standard, and not our local library, in .mkr
& q# z2 e0 ^8 O  Y6 y1536273 CONSTRAINT_MGR CONCEPT_HDL      Model-defined differential pair is removed, and Constraint Manager Design Differences does not report an issue
1538343 APD            OTHER            Inconsistent behavior when running Reports > Design Summary Report in Allegro Package Designer
1539077 ALLEGRO_EDITOR SYMBOL           PCB Editor crashes when choosing Layout > Renumber Pins
8 _) U9 K% @. K: q& Q# H, V( ^6 D1539997 ALLEGRO_EDITOR SKILL            PCB Editor crashes when the axlStringRemoveSpaces() command is run
1541445 APD            DIE_EDITOR       There are two Recent Designs submenus in the APD Symbol Editor; one should be removed
4 N$ h" H' ~2 ^% d' y4 v; ~5 }6 t
! J2 u& s' c! t: L; yDATE: 02-12-2016   HOTFIX VERSION: 065
===================================================================================================================================
9 W6 k) T  S: n$ ~CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
! i7 J  h6 c9 o8 }===================================================================================================================================
  j' [- v. X" A6 G% g1511947 ADW            DSN_MIGRATION    Command line arguments of the 'designmigration' command are not working
1517388 ALLEGRO_EDITOR SHAPE            DRC error reported as PCB Editor fails to read the void for a via
6 ?3 p& [+ t6 D( v1521661 ALLEGRO_EDITOR PLACEMENT        'place replicate create': Automatically select etch objects connected to symbols, but not to objects outside the circuit
1522831 APD            OTHER            axlSpreadsheetSetColumnProp with 'AUTO_WIDTH' propName does not autofit the contents.
1524773 SIG_INTEGRITY  SIMULATION       Running PCB SI Probe and SigXplorer simulations show different number and shapes of waveforms
$ ^4 B8 D7 c( b; b1524875 F2B            PACKAGERXL       Packaging using csnetlister fails, while manual packaging of individual blocks works fine
1527785 SIP_LAYOUT     WIREBOND         SiP Layout stops responding when adding a wire to an existing finger
1528479 ADW            LRM              LRM crashes when opened on a lower-level block in a hierarchical design
9 b' p0 y* e% W+ R" n. E0 L( e1531425 CONCEPT_HDL    CORE             DE-HDL crashing while trying to add a NetGroup
, Z# v& u% m4 Q1532722 ALLEGRO_EDITOR NC               Backdrill NCDrill files not getting created with PA3100 license.

% a0 m/ p! J) @% S, c+ vDATE: 01-29-2016   HOTFIX VERSION: 064
6 @. o2 y7 K# Z  @) t+ p! `3 Y( q===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
1510387 FSP            EXTERNAL_PORTS   Break in extending a net as a deep connection when it is targeted to multiple FPGAs connected in a daisy chain
9 b; C2 G% I& d& M1514132 ALLEGRO_EDITOR INTERFACES       Element position changes after importing DXF
: D7 T) e- j, m0 \3 x8 a1514285 ALLEGRO_EDITOR TECHFILE         Importing .tcf file from Constraint Manager does not import user-defined properties.
1515580 ALLEGRO_EDITOR EDIT_ETCH        Sliding routed differential pair signals results in odd angles if the 'Dynamic Fillets' option is selected
1519040 ALLEGRO_EDITOR DATABASE         Match groups are lost when a board created in SCM is saved in Allegro PCB Designer.
1519910 CONCEPT_HDL    INTERFACE_DESIGN Hotfix 62: Information on manually-remapped port groups is not saved, but reset to default
1519943 ALLEGRO_EDITOR DATABASE         When user units are changed from 4 to 2, the design seems to disappear from the canvas
. w8 J* X5 I( ?1 i7 j: W1519946 CONCEPT_HDL    CORE             Renaming a net leads to loss of constraints associated with the net
1519987 ALLEGRO_EDITOR SCHEM_FTB        In Hotfix 61, constraints are lost on importing a netlist
5 w' ^. l0 I* U# K1520727 CONCEPT_HDL    CORE             In Project Manager, the 'Design Sync - Export Physical' command does not automatically update the schematic
1521174 SIP_LAYOUT     DIE_STACK_EDITOR Padstack shapes not converted correctly to die-stack layer using Die-stack Editor
, e4 ^5 j6 q2 `# Z1522227 SIP_LAYOUT     IC_IO_EDITING    SiP Layout stops responding when trying to add a co-design die (.xda file)
1522900 ORBITIO        ALLEGRO_SIP_IF   Padstack shape distortion after translation to OrbitIO from SiP design
1523237 ALLEGRO_EDITOR SKILL            SKILL function axlDBGetExtents() causing PCB Editor to crash
1524641 ALLEGRO_EDITOR DATABASE         PCB Editor stops responding when updating outdated dynamic shapes
5 V9 @3 L" L5 G: T$ X5 Q) U9 N8 u/ `1525432 CONSTRAINT_MGR OTHER            User-defined property not being transferred from DE-HDL to PCB Editor
1525948 F2B            PACKAGERXL       Reference designators assigned by the Packager tool are not correct
' e$ Y8 o; Y7 s  e1527321 ALLEGRO_EDITOR SCHEM_FTB        Unable to create netlist with the 'Open Board in orcad PCB Editor' option in Hotfix 63
1528254 CONSTRAINT_MGR CONCEPT_HDL      Import Logic with the 'Overwrite current constraints' option is deleting some attributes
6 S1 m; C# o6 B# ]
DATE: 01-15-2016   HOTFIX VERSION: 063
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
) B+ a; _2 s& q' x. a  s6 T$ H: Y; N===================================================================================================================================
1472414 ALLEGRO_EDITOR SCHEM_FTB        netrev changes pin-shape spacing rule in constraint region
1494194 CONCEPT_HDL    CORE             Random display of the 'PHYS_NET_NAME' property in hierarchical designs
) G( [- H0 v& b* W1 i1500190 ALLEGRO_EDITOR EDIT_ETCH        Snake Router Creates Line-to-Line DRCs
% m& R5 `/ ]/ |& h/ X  V* b1501093 SIP_LAYOUT     OTHER            Package design variant shows wirebonds connected to a die which is not part of the variant
0 ^. `- A, ~7 S3 a4 z1509184 ALLEGRO_EDITOR DATABASE         BB vias in mirror have terminal pads suppressed by artwork
) d$ y6 r6 n# C; K, |* O1511397 SIP_LAYOUT     TECHFILE         Tech file exported from release 16.5 cannot be reused in SiP Layout in 16.5 or 16.6
/ h) ~" |/ g+ V6 y' ~1511744 ALLEGRO_EDITOR OTHER            Allegro PCB Editor removes property from component instance
+ i* Q! Z' I# K3 |# G5 b% P/ U" @. \1511761 SIG_INTEGRITY  OTHER            Allegro PCB Editor crashes on running the cns_show command.
1511787 ALLEGRO_EDITOR INTERFACES       IPC-2581 not exporting overlapping shapes correctly.
6 i2 B2 M& Z! j% R+ I2 C0 y0 t1512071 ALLEGRO_EDITOR OTHER            The color of 'SHAPE PROBLEMS' subclass is reflected in the color of 'NCLEGEND-1-4' subclass when executing PDF out
$ {  D$ A$ [) K# L1513085 CONCEPT_HDL    CORE             NC pins combine with NC_1 and routed as one net in Allegro PCB Editor
1514469 CONCEPT_HDL    CORE             Unable to get rid of an underscore from the PHYS_NET_NAME property
7 A# |1 C% X3 W1515318 PCB_LIBRARIAN  IMPORT_EXPORT    Import Pin Table: 'CTRL + C' and 'CTRL + V' not working correctly
1516093 ALLEGRO_EDITOR PADS_IN          Pads library translator does not translate slot orientation
1517351 CONCEPT_HDL    CORE             Genview does not update an existing split symbol
1518032 CONCEPT_HDL    SECTION          How to get rid of error 'SPCOCN-2009 - Symbol has the SEC property but the required SEC_TYPE property is missing.'
1 H* }) j4 A9 H  I4 s, j" m' z4 ^1518724 PCB_LIBRARIAN  PTF_EDITOR       PTF Editor is not saving changes
, y. u# }3 _# V! L+ {, L  x1519518 CONCEPT_HDL    OTHER            Genview does not generate split symbols
1519623 CONCEPT_HDL    CORE             Differential pair added to a NetClass does not display 'NET_PHYSICAL_TYPE' on the canvas
' t( x+ X4 t% ^9 R; a; `; f9 J1520207 CONCEPT_HDL    CORE             Genview crashes after renaming ports

/ e5 Z0 h2 i0 `! }; |1 B5 zDATE: 12-11-2015   HOTFIX VERSION: 062
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
3 y7 C: y$ B! I===================================================================================================================================
6 R2 g5 X0 q& X+ w6 }1012606 ALLEGRO_EDITOR REPORTS          Natural sort option for Report output
; R" R. L% J! C2 D" J1408218 ALLEGRO_EDITOR MANUFACT         Specifying the Offset value results in unexpected value of the NC Route coordinates in the .rou file
1 ^+ Z  s" ]3 ^2 y1440509 ALLEGRO_EDITOR PLOTTING         Ratsnest do not follow the refdes position when plotting the BOTTOM layer with the 'Mirror' option
1444144 ALLEGRO_EDITOR DRC_CONSTR       The 'add taper' command generates line to line spacing DRC
1471275 SCM            UI               Allegro System Architect (SCM) - Allow sorting on the pin number field in the Matrix view
- G6 D+ L7 O3 q1 j0 ]+ q1474764 ALLEGRO_EDITOR PLACEMENT        In SPB166 Hotfix 56, the place replicate create command does not produce desired results if the fanout is marked
% ~+ x8 p0 J$ V3 m& e7 ~! g! L2 N1474894 ALLEGRO_EDITOR PLACEMENT        Place replicate fails to include vias when the module is applied to other circuits.
  s) n7 j, E! q0 o0 o9 B$ A) A1485931 ALLEGRO_EDITOR INTERFACES       Errors generated when importing IDF in an existing board file
1487603 SIP_LAYOUT     WIREBOND         SiP Layout XL - Add multibondwire option to non-standard wirebonding
1490311 SCM            OTHER            Block Packaging reports duplication when it should not
1491272 ALLEGRO_EDITOR EXTRACT          Incorrect information exported to DXF if the value of SeparateSlotHoleLegend is set to 'yes'
1491521 F2B            PACKAGERXL       Packager reports error (SPCODD-269) when there are duplicate subdesign suffixes - need a clearer message
" r4 S: j3 e& X1492013 CONCEPT_HDL    CORE             Stale PNN properties not cleared from schematic on packaging design (backannotation)
9 C+ b& ]/ f7 j1492703 CONCEPT_HDL    OTHER            'Global Property Display' not working for symbol edit
1495296 SIG_EXPLORER   OTHER            The T-point sequence in SigXplorer is different from the layout
, Z$ F7 G2 X# w& G5 @1495789 ALLEGRO_MFG_OP CORE             DFM checker checks for laser vias ( LVDC, LVDP, LVDT )
1496286 ALLEGRO_EDITOR PLOTTING         Export PDF is not exporting hidden, phantom, and dotted line types
1499051 ALLEGRO_EDITOR PLOTTING         PDF Publisher reports error for a donut shape model in the layout - 'Shape symbol cannot have a void in a shape'
* o& E( O( m( p0 W2 m2 @( f% d1499380 SIP_LAYOUT     DEGASSING        Oblong shape degassing voids are not created correctly
1499538 ALLEGRO_EDITOR PAD_EDITOR       Pad_designer does not allow layer name change from Begin_layer to diepad1_top; dbdoctor does not fix this
1500422 ALLEGRO_EDITOR SKILL            SKILL function, axlTriggerSet, results in PCB Editor crashing at launch
* T4 w) ]7 H' t. p% E* a1500659 FLOWS          PROJMGR          Need the ability to ensure that the standard library is not added to the project libraries list by default
1500725 F2B            PACKAGERXL       Unable to clear pstprop.dat file conflicts
9 o5 I8 E6 P. U1501139 ALLEGRO_EDITOR PADS_IN          Pads_in creates pastemask for Through Hole padstacks
5 |8 z& h' @, L9 {2 f1501165 F2B            DESIGNVARI       TDO does not manage overlay files and variant_roz1040660_1.ba cannot be created unless variant_merged.dat is checked out
$ I1 n' Y+ q9 R7 k0 G2 H5 G9 ?1501774 ALLEGRO_EDITOR OTHER            PDF Publisher: If text is attached to an object, the object is also printed in the PDF
1501898 F2B            DESIGNVARI       Variant custom variables are visible in the schematic border but are not there in the Variant Details form
$ ]- G" o; U: e/ A1501974 F2B            PACKAGERXL       'Feedback has found Illegal pin swap(s)' error although the pin was already swapped and fed back (B2F) to DE-HDL
4 ]/ c+ v& \/ w- t( U5 Z1502782 ALLEGRO_EDITOR SCHEM_FTB        Allegro System Architect (SCM) - Export Physical stops unexpectedly without any errors or warnings
1503551 APD            STREAM_IF        In SPB166 Hotfix 60, error reported if a self-intersecting polygon outline exists at a specific location
1504093 ASI_SI         GUI              View Topology and Waveform buttons overlap when Signal Analysis window is resized
1504767 CONSTRAINT_MGR SCHEM_FTB        Constraint Manager generates errors if the 'sNoF2BFlow' property is added to the Constraint Manager Dictionary
1 u$ s6 B  R& ?: Z1 J, d1505497 SIP_LAYOUT     LOGIC            Assign net fails to fully connect propagated items
8 ]1 L/ `/ ~% A: t1 |$ T1506110 ALLEGRO_EDITOR DRC_CONSTR       No DRC shown when a text on etch layer is overlapped on mechanical pin
1506654 CONCEPT_HDL    INTERFACE_DESIGN Netgroups broken when moving
1506983 ALLEGRO_EDITOR SKILL            axlBackDrill SKILL command crashes PCB Editor after backdrill analysis is run when App mode is set to None
) h/ A" |) X' h
# E8 N: h+ D+ E) P  Z1 qDATE: 11-20-2015   HOTFIX VERSION: 061
; Q/ g6 _" @2 D6 o) r% Z% C===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
9 f8 V) p& G" S===================================================================================================================================
1306441 APD            OTHER            The Minimum Shape Area option in Layer Compare uses an unspecified value
# D# S+ `" p( l/ b% ~1342644 ADW            COMPONENT_BROWSE Need directive or method for Component Browser to load a search criteria file upon init
1 x* t, N2 Z! A4 e1413248 CONCEPT_HDL    CORE             Import from another TDO project makes the block read-only
1417429 ALLEGRO_EDITOR INTERACTIV       Pick box only accepts 1 set of values. You need to close the box and reopen it to draw a rectangle
. g: `$ X) ~& N: ^0 e8 E/ `1417442 ALLEGRO_EDITOR INTERACTIV       Spin via stack and only part of the stack spins
' q* k) b/ p( e! l- \- g1451977 CONCEPT_HDL    PDF              Origin of PDF mediabox not starting at (0,0) when PDF page_height and page_width are set
1453527 ALLEGRO_EDITOR EDIT_ETCH        Contour route hugs the outer edge of the route keepin
# z& u9 W" ?! f! [2 H; J1464948 PCB_LIBRARIAN  VERIFICATION     The errors/warnings do not match between the various tools
* B! F/ e/ {/ @* M1467826 CONCEPT_HDL    PDF              PublishPDF from Console Window creates a long PDF filename
1478639 CAPTURE        OTHER            Capture Browse Nets window does not display all nets
) D: A& e# I% N. K, R" I! ]) m1479177 SIP_LAYOUT     OTHER            Pin pair constraints do not appear to be supported in Sip Layout XL
1479227 CONCEPT_HDL    CHECKPLUS        Custom DE-HDL Rules Checker rule flagging invalid voltage in hierarchy
1479454 CONCEPT_HDL    OTHER            DE-HDL issue: locked DIFF_PAIR property is editable
4 o* _  g' Y9 ]$ g% U; s$ i" ^( X; c1480293 CAPTURE        PROJECT_MANAGER  Capture hangs when searching for all nets
1483894 CONCEPT_HDL    CORE             Import Design hangs when pull-down arrow is clicked twice
$ |+ L3 d. Y2 J1484781 CONCEPT_HDL    CORE             Three different Hierarchical Viewer issues
" [4 S8 ~5 i- P$ e2 c; m; i1485059 PCB_LIBRARIAN  CORE             Part Developer pin attributes are randomly marked as read-only
1485960 CONCEPT_HDL    CHECKPLUS        Custom DE-HDL Rules Checker rule is crashing the project
$ E& n; k: X9 Z) X1486086 ALLEGRO_EDITOR ARTWORK          Cannot generate artwork.
6 v0 V1 B+ x( R7 e+ v6 e) }+ g1486834 CONSTRAINT_MGR OTHER            Restore the Status column in cmDiffUtility
6 Z6 u& ^" w& a$ A; C1 W1487085 CONCEPT_HDL    CONSTRAINT_MGR   Import Physical with the Constraints only option reports problems
8 p1 l6 Q6 l1 x6 p2 k% C, W1487197 ALLEGRO_EDITOR DRC_CONSTR       Drill to Via DRCs are not being reported
1487265 CONCEPT_HDL    CORE             Replace command in Windows mode shows incorrect behavior
1487733 CONSTRAINT_MGR OTHER            Running Export Physical - It takes over two hours to update the PCB Editor board
1488758 CONCEPT_HDL    CONSTRAINT_MGR   CM_VALIDATION_ON_SAVE should be a hard stop on Constraint Manager
3 V9 `( c9 p! m  n1490299 SCM            OTHER            ASA does not update revision properly
: i% b& @/ ~, Z* c, p! ~% v7 b7 F1490744 ALLEGRO_EDITOR SKILL            axlChangeLine2Cline changes line to cline and places it on the TOP layer
1490924 F2B            PACKAGERXL       Save Design/Export Physical is resetting Via constraints
/ i  B0 |- R+ A8 }1491351 ALLEGRO_EDITOR OTHER            Create Detail for bond fingers on a custom layer not working
1492595 ALLEGRO_EDITOR MANUFACT         Dimension character substitution help is wrong
1492777 ORBITIO        ALLEGRO_SIP_IF   OrbitIO import of customer mcm results in crash
2 o. S- [" |' S1 ~% `1492901 CONCEPT_HDL    CORE             Cannot instantiate a multi-sections symbol (> 10 versions) in Design Entry HDL
1495621 ALLEGRO_EDITOR INTERFACES       Oval pins are placed with wrong orientation in IPC2581
6 I) Y' X4 t3 I  T- A) D! j1497597 ALLEGRO_EDITOR DATABASE         Show Element on pin shows wrong drill size
1497956 CONCEPT_HDL    CORE             ADW Library Flow test schematic generation crashes DE-HDL while saving the design when using customer adw_conf_root
1498234 ALLEGRO_EDITOR ARTWORK          PCB Editor fails to create artwork and no error is listed in the log file
4 M$ f; t4 J* K% I5 W. j- L2 \1499363 CONCEPT_HDL    CORE             Custom attributes under variant management stopped working in Hotfix60

jacklee_47pn

截至目前 071 版本，
有關 CAPTURE 最後補丁到 061 版。
有關 PSPICE  最後補丁到 058 版。
: |: N  L6 T( Q* |& h只用上面所說的二項軟件的朋友，不用追補丁到處跑。

hermes

何处下载？

jacklee_47pn

hermes 发表于 2016-8-17 13:05
  E1 Q% q& [" Q$ v) J* y8 }何处下载？

Hotfix_SPB16.60.073_wint_1of1补丁
) D7 h  ]) K+ Y! I1 {, |
, E( x4 u% @6 D% r7 Phttp://pan.baidu.com/s/1i5jStCx
0 y0 i% ^1 w! [) Y

hermes

已下载，谢谢!

jacklee_47pn

新增  076-072 版的補丁內容

/ z8 I4 r: t( }1 m& |) `
# c4 t7 l( v- D8 b7 P; b$ eDATE: 08-25-2016   HOTFIX VERSION: 076
9 \3 ^% W: Y! ]& V( d- g===================================================================================================================================
3 Z  t) P1 c3 x, b$ YCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
2 N8 Y4 s+ a. B( w1614667 SIG_INTEGRITY  SIMULATION       Different results from Probe in SI Base and SigXp
1615601 GRE            IFP_INTERACTIVE  Delete Bundle then try to delete plan lines results in fatal error
1616540 SIP_LAYOUT     DRC_CONSTRAINTS  Same net DRC Line-to-Line reappearing after dyn shape update
9 E8 C' U) [4 Z6 `
4 Z" y# M* s+ ?7 v  I$ ?/ W  fDATE: 08-12-2016   HOTFIX VERSION: 075
5 O" |1 R1 u: i* Q. g3 h$ i===================================================================================================================================
* R% e3 v. ^) j# ?# Y2 dCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
1461626 CONCEPT_HDL    CREFER           Cross-references shown to the same pin on different block instances though the signal names differ
1597000 CONCEPT_HDL    INTERFACE_DESIGN Renaming NG does not work if >1 segments have NG names
1602801 SIG_INTEGRITY  OTHER            Dielectric Warning message when opening SiP tool.
1606861 CONCEPT_HDL    CORE             Crash on Linux during Generate View
* T( O; R0 u7 c1608524 SIP_LAYOUT     MANUFACTURING    The Display Pin Text tool fails in the 16.6.073 version with a parseString error.
1609922 CONCEPT_HDL    INFRA            Launching Model Assignment crashes DE-HDL when the temp/edbDump.txt is read-only
1612108 ALLEGRO_EDITOR OTHER            Netlist Import is crashing with the .SAV message.

DATE: 07-22-2016   HOTFIX VERSION: 074
/ @( E: a  g  R" d1 a===================================================================================================================================
7 g2 V" e( I1 D2 ~( b3 E+ `9 NCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
1423889 ALLEGRO_EDITOR EDIT_ETCH        AiDT gets poor routing result
1547356 ALLEGRO_EDITOR EDIT_ETCH        Results variations from ISR S034 to S066
1568912 RF_PCB         BE_IFF_IMPORT    Route keepouts can only be imported once
! e1 w# I& ~  K# C0 L- t, L1574676 ORBITIO        ALLEGRO_SIP_IF   sip->oio eco doesn't work properly
# a' K7 n, \7 V1580744 F2B            PACKAGERXL       ERROR(SPCODD-114): Duplicate physical part name NETSHORT found
0 T# }  ]! G; [1582628 ADW            TDA              When one user takes an update of physical object while the other user is still checking in the object, TDO crashes
. Z0 {* Q( N0 N  y1584719 TDA            CORE             Caching errors coming for a board ref project while doing Block update
5 g+ t8 B: P7 u5 d/ S% C+ Z: w1587157 CONCEPT_HDL    CONSTRAINT_MGR   pstprop.net reports conflicts on nets with VOLTAGE properties
; M! Y: N3 R) h( a8 y/ [1587498 CONCEPT_HDL    INTERFACE_DESIGN Possibility to tap bus bits removed
6 s3 y$ T, y- f& k1588786 ALLEGRO_EDITOR OTHER            strip_design reports "Design corrupted message"
1589252 CONCEPT_HDL    CORE             Search options go to page origo not chosen component
1590538 CONCEPT_HDL    DOC              Open Archive shows unclear behavior
3 G; ^8 |; V8 C1590639 CONCEPT_HDL    OTHER            DEHDL crash when importing design
% }4 K8 K0 ]4 q1590651 CONCEPT_HDL    INTERFACE_DESIGN DEHDL duplicate NetGroups created in Interface Browser and CM
3 S. j" Y! }; I4 B' C4 P3 t  e1594076 TDA            CORE             TDO is crashing on concurrent checkin when one of the user got blocks which are not modified
1594358 CONSTRAINT_MGR CONCEPT_HDL      Enable hierarchical BOM fails for sub block with working variant view
1596780 ALLEGRO_EDITOR SKILL            PCB Editor crashes after doing SRM update and save
% D# g6 t( B" C# j% I' r, k1597153 F2B            DESIGNVARI       ERROR SPCODD-53 in Variant Editor
' d# u  O1 h0 E* u4 Y; i% f- ^1597385 F2B            DESIGNVARI       Some 16.5 variant DNI parts are now appearing in 16.6 as X-OUT and some don't have X-OUT or DNI
1597413 SIG_EXPLORER   SIMULATION       SigXp crashes when simulating with via that was added to canvas
1598629 F2B            PACKAGERXL       Export Physical crashes
1599452 ALLEGRO_EDITOR ARTWORK          Import Artwork, Mirror option does import pins or shapes.
1599950 SCM            OTHER            Adding the GND net to parts/pins takes a long time.
5 H9 }5 v0 e7 j0 k" ]% X2 U8 ~4 B1600226 RF_PCB         AUTO_PLACE       Fail to auto-place RF group
  w4 a1 v% B+ `9 W, F& }1601281 ALLEGRO_EDITOR OTHER            STEP model link gets corrupted with SKILL axlLoadSymbol
1601282 ALLEGRO_EDITOR OTHER            Export Libraries will not export device files when there is a space in the folder name.
% I; J( \8 `! B: f" c, k. j; f1602186 PCB_LIBRARIAN  VERIFICATION     con2con should work with PCB_Library_Manager license in 166 as 166 tools should work with 172 upgraded licenses
1602514 PCB_LIBRARIAN  METADATA         References to some primitives is missing in block metadata causing TDA errors for missing parts after join project
1602823 SIP_LAYOUT     WIREBOND         SiP Crashed during Add Wire command
5 L6 X' e, f6 Y* P1602955 ALLEGRO_EDITOR SHAPE            Shape no DRC when there is a Route Keepout in base layer.
1604223 CONCEPT_HDL    CORE             ERROR: SPCOCD-553: Connectivity Server Error
1605310 TDA            CORE             TDA is crashing sometimes in the Join Project wizard

DATE: 06-24-2016   HOTFIX VERSION: 073
* i/ u- W, o* L( w. n===================================================================================================================================
+ w( Q1 I" J9 O8 X: mCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
  K  J5 z$ ]" q% u===================================================================================================================================
1570032 ALLEGRO_EDITOR GRAPHICS         Issue with 3D View
1582103 ALLEGRO_EDITOR PADS_IN          PADS Library Import creates additional filled shape not present in source data
1590954 ORBITIO        ALLEGRO_SIP_IF   import of brd file fails with "Undefined argument" error
# b% _$ s; [. n* K. G  ?( n1591223 CONCEPT_HDL    CORE             Variant information does not display on lower level schematic
' f' K% E+ t) T. B) K* A- }2 v
DATE: 06-3-2016    HOTFIX VERSION: 072
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
1546151 CONCEPT_HDL    CORE             Add port, Genview, move pin on block - the pin name disappears
9 f- b; n* V/ z9 I9 f3 J1566274 RF_PCB         FE_IFF_IMPORT    RF-PCB -> Import IFF crashes in DE-HDL
1573039 ALLEGRO_EDITOR INTERFACES       IDX returns control to the general interface prematurely during an incremental IDX export
1573127 CONCEPT_HDL    COPY_PROJECT     copyproject creates incorrect view_pcb entry
1577381 CONCEPT_HDL    CORE             ERROR(SPCOCN-2128): The NetGroup structure does not match the PortGroup structure
1580891 SCM            REPORTS          Dsreportgen crashes on different scenarios
1582863 CONCEPT_HDL    CORE             Generate View creates non existent ports
2 a/ u2 u$ S$ s$ D& ?1 f* r1584317 CONCEPT_HDL    CORE             When  packager fails, no option to open pxl.log file from design sync window.
: r) K% `5 b! Q$ [/ |