找回密码
 注册
关于网站域名变更的通知
查看: 2382|回复: 11
打印 上一主题 下一主题

Hotfix_SPB17.20.022_wint_1of1.exe

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2017-7-2 18:36 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
本帖最后由 紫菁 于 2017-9-14 16:02 编辑
4 D& j' p/ }; q" m9 v; y4 v2 h- D! @) ~6 o: j( Z
游客,如果您要查看本帖隐藏内容请回复

该用户从未签到

2#
 楼主| 发表于 2017-7-2 18:46 | 只看该作者
Fixed CCRs: SPB 17.2 HF022+ {4 x7 ~3 G. r$ U- K6 R! k+ q
06-16-2017
4 v1 Y3 j' u+ F, N========================================================================================================================================================
- B: Q% b4 Q. P! K! fCCRID   Product            ProductLevel2 Title1 w, |, ]( [% N. |+ g2 ^
========================================================================================================================================================0 N% E5 O! T7 ~& Q% U
1755789 ADW                DBEDITOR      Checking in HSS Block returns 'Failed to create archive'# w6 R8 ?% \% e& e9 R3 {& n
1731459 ADW                FLOW_MGR      Cannot open LRM from Flow Manager; l2 j, l, c/ {! H( W1 K7 H
1731460 ADW                FLOW_MGR      Cannot open LRM from Flow Manager: E* C9 g8 m) a3 _* K+ o3 _
1744081 ADW                FLOW_MGR      Error regarding configuration file when trying to open Workflow Manager" m, P: D" h/ E/ v  {
1756727 ADW                LIBIMPORT     EDM Library Import fails with java exceptions when merging classifications
2 x8 M; O  y; R7 m) o5 i( |4 @# {# }1743763 ADW                SRM           Find filter is grayed out when Allegro PCB Editor is opened from EDM Flow Manager7 T. K. Q* t2 y6 D: s8 l, B
1748399 ALLEGRO_EDITOR     DATABASE      In release 17.2-2016, end caps not visible for certain clines in PCB Editor
) E0 B9 [8 Q& H# s5 X+ }0 K1748522 ALLEGRO_EDITOR     INTERACTIV    A component mirrored using the 'funckey' command jumps to (0,0) position when the 'move' command is used on it
7 s+ c7 |/ h1 ]# X: M1 O% I1734983 ALLEGRO_EDITOR     INTERFACES    Secondary step model does not stay mapped after drawing is reopened/ y3 B; g9 l1 k& ^! W# m) x, R1 Y
1753704 ALLEGRO_EDITOR     REFRESH       Refreshing symbols crashes PCB Editor5 B7 b  q# }9 {8 y7 X2 U$ x% h
1493721 ALLEGRO_EDITOR     SHAPE         Voids on negative planes are not adhering to constraints
, x: |' _1 O; W2 x& T/ P1 x% V1711242 ALLEGRO_EDITOR     SHAPE         Route keep out leads to partly unfilled shapes with gaps
$ R4 {8 Y% j; ?+ @+ T& P1726865 ALLEGRO_EDITOR     UI_GENERAL    Pop-up Mirror command does not mirror at cursor position
6 d( v  B6 L" [0 E5 \1752987 ALLEGRO_EDITOR     UI_GENERAL    axlUIViewFileCreate zoom to xy location not working while in user created form.
' v) V( z6 A! ?  D9 k1755638 ALLEGRO_EDITOR     UI_GENERAL    In release 17.2-2016, zoom operations using mouse button not working when axlShellPost() is run+ X5 M( U+ M/ ]2 @' G
1719792 ALLEGRO_PROD_TOOLB CORE          Productivity Toolbox Z-DRC hangs or crashes PCB Editor
& z6 u+ {% D, C* }# _( `4 ]! X: f1624869 ALTM_TRANSLATOR    CAPTURE       A structure file is required to translate a third-party schematic to OrCAD Capture& c# e" t6 D; X# I- k& f
1707416 ALTM_TRANSLATOR    CAPTURE       Missing components and pins in the OrCAD Capture schematic translated from a third-party tool
) }' ?9 A5 n* W* ^& W1708825 ALTM_TRANSLATOR    CAPTURE       The third-party translator fails to translate the schematic
2 N5 t. m, l! C% G0 I3 _3 B0 B( h1719200 ALTM_TRANSLATOR    CAPTURE       The third-party translator fails to translate all the pages of a schematic4 j; k( r8 a4 X6 r
1546070 ALTM_TRANSLATOR    CORE          Third-party to DE-HDL schematic translation fails; L5 `& d0 V: M" S0 x5 `9 ~
1700508 ALTM_TRANSLATOR    CORE          Third-party PCB translator does not work in release 17.2-20169 A3 ~& v( `0 V7 O6 L" l% U
1699340 ALTM_TRANSLATOR    DE_HDL        Unable to import third-party schematic into DE-HDL using Import menu in PCB Editor
' b' L/ q: U" G& ?+ i/ T* u1630379 ALTM_TRANSLATOR    PCB_EDITOR    Third-party translator is not importing clines and vias7 I' K4 Z5 z4 I, U
1708615 ALTM_TRANSLATOR    PCB_EDITOR    All items of third-party PCB not imported in release 17.2-2016# |. V4 B1 [! \1 {2 ~
1758296 APD                DXF_IF        DXF OUT: Rounded rectangle pads mirrored incorrectly7 }* h; M# `. [& _1 y5 r. E6 l
1756040 APD                IMPORT_DATA   The 'die text in' command ignores values after the decimal point/ h0 _3 }- h. _% y4 z$ L
1727206 APD                SHAPE         Merging two shapes results in an incorrect shape( K/ ^& j! V* O3 W
1753682 CONCEPT_HDL        CONSTRAINT_MG Constraint Manager stops responding while cross probing DE-HDL
% C4 Y* N/ G/ I" ~1721334 CONCEPT_HDL        CORE          dsreportgen not able to resolve gated part on schematic3 [! W. j5 J+ u/ B  h4 h) [
1747559 CONCEPT_HDL        CORE          Copying a logic symbol without a part table entry results in ERROR(SPCODD-53)* q1 b* U5 q; b% X7 ]
1749644 CONCEPT_HDL        CORE          In release 17.2-2016 Hotfix 019, 'align components' is not working on Windows 8 and DE-HDL crashes3 u+ y2 ^1 m  \- }$ I' a  Y! I+ r
1746910 CONCEPT_HDL        GLOBALCHANGE  Global Component Change unable to identify part data when using schematic pick option5 n/ S+ j! F  @  P+ k3 {/ ~" X
1743572 FLOWS              PROJMGR       Project Manager displays incorrect values in Project Setting! n0 A/ M- Z1 g
1724124 FSP                DESIGN_EXPLOR Provide TCL command to filter design connectivity window+ \5 J0 h" H6 t( s& C
1719105 FSP                GUI           Tabular sorting not working in FPGA System Planner
8 [/ i7 d0 x; M  f4 H4 N1755750 PCB_LIBRARIAN      GRAPHICAL_EDI In release 17.2-2016, unable to delete _N pins in PDV Symbol Editor
* k7 Y" G3 [1 [* j5 q. p3 }- a1722993 PCB_LIBRARIAN      IMPORT_CSV    Part Developer crashes while importing part information stored in a .csv file
+ {' s+ H( l  I1758856 SIP_LAYOUT         3D_VIEWER     Correct the spelling error in the 3D Viewer Design Configuration window
' s$ R2 @6 b, v+ H; I1755179 SIP_LAYOUT         ARTWORK       PCB Editor crashes when creating Gerber files+ Z( x, _7 f8 ?
1743511 SIP_LAYOUT         MANUFACTURING Package Design Integrity shows non-redundant padstacks in the Redundant Padstacks check
  • TA的每日心情
    开心
    2020-8-17 15:12
  • 签到天数: 3 天

    [LV.2]偶尔看看I

    3#
    发表于 2017-7-2 19:07 | 只看该作者
    谢谢楼主分享

    该用户从未签到

    4#
    发表于 2017-7-2 21:01 | 只看该作者
    感谢老大分享!
    / L2 j2 C$ F- @- H其他的分享需要三级会员,要求太高了。' R$ ?# H; V# |: y6 m  k
    再次诚挚感谢。

    该用户从未签到

    5#
    发表于 2017-7-3 11:17 | 只看该作者
    老大,可以把16.6的95号补丁弄出来吗,3q

    该用户从未签到

    6#
    发表于 2017-7-4 09:46 | 只看该作者
    thanks for share
  • TA的每日心情
    开心
    2020-2-21 15:46
  • 签到天数: 2 天

    [LV.1]初来乍到

    8#
    发表于 2017-7-5 10:18 | 只看该作者
    谢谢下载了
    ! a, P7 I( r7 I' o& M

    该用户从未签到

    9#
    发表于 2017-7-26 22:34 | 只看该作者
    更新很快啊

    该用户从未签到

    10#
    发表于 2017-10-27 12:23 | 只看该作者
    太好了, 感謝提供分享~
    您需要登录后才可以回帖 登录 | 注册

    本版积分规则

    关闭

    推荐内容上一条 /1 下一条

    EDA365公众号

    关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

    GMT+8, 2025-8-21 21:41 , Processed in 0.109375 second(s), 23 queries , Gzip On.

    深圳市墨知创新科技有限公司

    地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

    快速回复 返回顶部 返回列表