|
Packager7 k( K! u( ~# |" i* X5 b/ Z
--------
% ~* w7 E, i- W! [, M) r1 U, }
4 w Z" R* D! h 09:11 PM Wednesday, March 18, 2009
1 m5 u% B8 `7 L8 `% Z1 A' R Job Name: F:\新建文件夹 (2)\rfsdfdsfsf\rfsdfdsfsf.prj
; B0 g) G. P2 c* Z+ e! x3 ^
$ Y& J8 J) S% `
) N8 r, m/ g5 p: ~# D% D Packager Version: 020806.00- Q+ |+ M$ Z4 z7 b' Z+ h
& {* J$ X) A* a: ^" w! h- t, G Commandline is: "C:\MentorGraphics\2007EE\SDD_HOME\wg\win32\bin\Package.exe -j"F:\新建文件夹 (2)\rfsdfdsfsf\rfsdfdsfsf.prj" -n"Design1" -Add "
: V( h- T0 |* t: s' p6 F
" L& ~; F& R! ?. R8 ]/ f/ h The Common Database is at "F:\新建文件夹 (2)\rfsdfdsfsf\database".) f0 O0 i% d# G; ^$ N2 R2 f
9 D# z1 J' i, c
The Root of this design is "Schematic1".
# G6 ]/ _6 J0 C! k: ]7 a5 ^
. y& s6 v' j: R. U% r! J8 g5 G The Front End Snapshot of this design is "DxD".
% h# ]3 H8 p3 S$ C+ Y4 g8 ~+ I6 T4 z# \4 s
The PCB Design Path of this design is at "F:\新建文件夹 (2)\rfsdfdsfsf\PCB\Design1.pcb".6 H6 Y( H3 r! }/ p' |
/ ?- ? W" h8 J P* \ The Central Library is at "F:\新建文件夹 (2)\EE2007_DX-Expedition.Central Library-o\EE2007_DX-Expedition.Central Library.lmc".- i/ o' {% t% v; G
- g2 T" K: q5 {0 i6 ?# q+ Z
Unable to determine the Disable Repackage status.0 B( j+ W9 J% ^2 c
!Repackaging will be allowed!# @: o# A9 c; [
& [$ [7 [4 m. U The PDBs listed in the project file will be searched to satisfy the parts
" v$ J3 Y: H% }+ p( O requirements of the iCDB only for parts not already found in the' Q2 a; P- W, b6 {3 \$ _
Target PDB.' Y) @4 N8 T, w6 |( x: \- t
1 L2 ~( \& {7 t8 F7 i% a( u ~
The AllowAlphaRefDes status indicates that reference$ J2 S6 a! ? b6 ?
designators containing all alpha characters should be deleted
2 B# i2 A8 b6 T7 a' a# ]' y and the relevant symbols repackaged.
. ]9 a' o. z6 ?; W3 J# G/ R
% X% s, J8 K' L4 }8 }6 b7 u8 w The cross mapping of symbol pin names to Part Number pin) g; Y `/ C7 x% ~/ h
numbers will be checked for packaged symbols and mapped correctly
% X( `" F% z5 Z+ h for unpackaged symbols., \. ^( ~' e7 v1 Q; I0 F# u
^2 I- e+ L+ C2 T/ l2 J/ _) x$ K: h Properties that have been checked off in the Property Definition Editor
# W- k8 Q! z, k" W! }& ?5 t found at Library Manager/Common Properties will be checked for value
7 Y6 O" @6 a N- \, [& X differences between the PartsDB and the non-null properties on symbols.
8 i; T3 p; k; K* N Those properties checked off (other than Part Number)
% i9 K+ M$ s9 I% i0 p% I: p1 o7 l will not be transferred from the PartsDB to symbols.' G# F$ \+ Q* @, y
The following properties were checked off in the Property Definition Editor:, k4 @" l9 G3 V7 _. r4 |
"ICX_PART_MODEL": t! L8 }2 r1 ~! S+ Z- f
"Spice Lib Name"- e5 g( p8 T& o9 [9 ~; r( l
"Spice Subckt" _- C1 P9 s: e6 ^$ @
"Spice Lib Path"
0 u7 D" A7 f" L "Use Verilog"
+ m9 Q+ P: d4 q& n+ B "Probe"; s2 r9 ~ ?6 U I
"Prefix"
, b/ H; i' l3 s; w$ e/ Y* D "PARNAM"' ~) w @. @/ M7 I# _* V
"Order"& o( A6 j$ F6 A7 o7 Q) i% D" s
"No Pins": J, N' ~4 Z1 Z, ?
"Model"8 a4 B+ F- S& c7 y. B% V
"Load") x- c t# V' e
"LIBRARY"
\1 x5 d, X- |" s, s" w8 ] "Generator"% X. m0 x( v# k
"File"
9 a M3 e2 F' i, ^6 D "Bulk", C2 I, H" j! n4 P% t5 Y& J/ v0 S
"ADMS Library". p) {8 ~4 u n* C$ X
"Parametric"
; J8 ?2 |( v3 M }: o. F2 i "Value2"
* J4 w L) X% P0 [, p) v "Tech"
3 l% q8 V* |$ o "IBIS"0 M9 ^8 q5 c( H, L/ V
"VHDL Model"
* e- S$ Z1 _3 L1 ?' r "Verilog Model"/ S2 U% N$ s I |( i$ E I8 G
"Simulation Model"# U8 n, f" p6 L
"Value"
$ A5 L: v% Z8 H. {# E* Y5 L8 L; w# K
+ l- F, \+ i+ P
& }( u7 M$ M+ B J; }( s& ` Common Data Base has been read
0 J3 c& C# P' Y, Q+ q. y! ?7 L
! S: p% Q+ s8 N Target PDB Name: Integration\LocalPartsDB.pdb
+ Y; b0 n8 B' e; ?- B2 L$ L& k! b# B W# R6 s4 O: e
ERROR: Unable to open Source Parts Data Base F:\新建文件夹 (2)\EE2007_DX-Expedition.Central Library-o\PartsDBLibs\Module-Through.pdb for reading.
# |$ [" p. v7 _6 w1 }4 T Suspending getting parts by Part Number.
7 W# }+ N& T; e; p7 Y0 |* o9 l. ^6 h9 K
ERROR: Unable to create local PDB5 m. O; X# [! u# K( ~3 |$ @
6 n: O/ H/ c1 i% P ERROR: Problem Making Local Parts DataBase) Z9 }& Q( I! a9 s& t0 b
: Z1 ]% M7 w$ G8 k. V, H8 \1 {* s# m2 w; g( o8 A
Testing of Packaging is being terminated with 3 errors and 0 warnings.
) o2 @! D( }* Q- G7 u, f; ` Design has NOT been packaged.; M1 T9 p( v; k" E
" w( z" j( c5 Y; O. _ There have been 3 errors. |
|