2层板液晶电视的pcb设计要求

cheyao212183

1 Topology and placement of DDR3 memory chips
/ g) ?' }2 ~. J4 N: y DDR3 chips should put at the suitable place for fly-by topology layout and close to the
controller chips.
/ Q8 ?+ K6 }1 A. ] 2 Trace routing guide – Clock
% t6 b: y# z- z# g
Route the CLK/CLK# signals as a differential pair. Use 5/5/5mil to control the
- U. r0 S% Q8 ?! k( r! a% r. r# }1 S  n differential impedance to 100ohm.
8 w" O3 L- ?3 b  [* C! w
Route the CLK/CLK# pair as “Fly-by” type to make the traces symmetrical.
2 L6 p/ j* c, R# b
Place the CLK/CLK# termination at the end of Fly-by type connect point.

The two branches of Fly-by topology should be controlled as balance as
possible and the mismatch should be less than 5ps.
3 Trace routing guide --DQS/DQSN/DQ/DQM
DQS, DQSN,
DQ & DQM

The delay mismatch of intra groups should be less than 5 ps.

The delay mismatch of inter groups should be less than 15 ps.

The same group should have equal numbers and either “NO” or “two” via
DQS/DQSN
Rout the DQS/DQSN as differential pair(5/5/5) and as short as possible
DQ/DQM
Rout the DQ/DQM traces in 5mil wide and as short as possible.
& [, ^' j$ j- T, m; g* L& v6 d 4 Trace routing guide --Command/Address
. o: M0 m7 {. l7 z  Route the CMD&ADDR signals in 5mil width to control impedance.
 Route the CMD&ADDR signals as similar “Fly-by” topology to make the trace
' _5 m# y( n% l) Z symmetrical.
& d; C  @" D/ |8 c! C5 r  The termination resistor should be placed ½” to 1” beyond the primary split in a
tee configuration or beyond the final DRAM in a daisy chain configuration.
6 b- U2 P0 e0 u' q 100ohm pull up and pull down.
6 U7 |' D! [, \# r# V  Route serpentine traces to control the CMD&ADDR group mismatch within
70ps.(include substrate delay data)
 To control data crosstalk, the gap between traces should be at least 15mil
 Each via delay is 10.5ps for the 2-layer stack up board.
3 / 5
5 Layout guide --Power/GND Plane and decoupling cap
) I9 ^. a1 g# X6 ]7 e. E& o For power, ground and decoupling capacitors, several issues need special attention
during the placement and layout. To make power of both SOC and memory chips stable,
0 O; @" C# B5 ] many capacitors need be placed under the SOC and memory chips. Capacitors should
3 S, S, K5 g( ^$ F& Q4 H; I be included 10uF, 0.1uF and 0.01uF to lower the noises of various band of frequency.
( O3 L8 A% a& }( Y3 Q! i9 s1 L The location of decoupling capacitors for several power and ground balls need be as
; Y; \+ q- s1 V# z near to the balls as possible.
The ground is used as a signal return path for DDR trace line. As the stack of the
2 layer board, the each signal should have a 5 mil ground line close to it. And make
% \# ]; L" e8 ^ sure the GND connection is solid enough. And add some via one the memory ground
line connect the top and bottom ground.
6 Trace routing guide –MVREF
7 m; k3 h4 b, [6 P+ x3 v
Add 0.1uF decoupling cap at every VREF Pin as near as possible.

Make the VREF trace as wide as possible and at least 10mil.
+ _, K) U- M# d! X( s/ V: P8 h
Use precise divider resistors (1%) to make sure the VREF voltage is stable.
7 Flash Memory InteRFace
Since the flash memory speed is higher and higher, we need to take more care
1 q1 q. S9 m  n% [; u$ ^! _1 [ about flash interface layout. It is better to make the traces as short as possible and
make sure they have the great possible complete reference plane on GND and VCC
3 i7 k6 o- G0 u. n: Q layer. So we do not suggest to layout flash trace on PCB inner layer for 2-layer PCB.
( p0 Y' r$ H1 e9 }5 h 8 HDMI Interface
Differential pair of signals
3 _) |) T. g' i" Y  The High Definition Multimedia Interface (HDMI) video signals should be
3 e- P3 ]5 u, ?$ y transmitted on high speed differential pairs.
0 n1 S5 f) e* g1 Q( X% s  To get continued impedance and control differential impedance within
% v, T; O0 v  t! t, { 100ohm+-15%, integrated reference plane must be provided.
( H' C- I9 @0 v! Q) g( s  Differential pair routing rule---5/5/5/5/5mil GND/line/air gap/line/GND
$ a" S5 D% e+ g9 F1 s with recommended stack up to get 100ohm differential impedance.
! r7 D2 w+ Y6 f% Y: M+ @* |7 C+ z& @ HDMI ESD/EMI Protection
$ @: T8 W: i9 w# M; Y. ~  HDMI receivers must have ESD protection components.
 Common mode choke always be added to have better EMI result
 Recommend SEMTECH’s ESD suppresser RClamp0524 ,Parasitical
- r; v- z* h7 e8 v capacitance < 0.3Pf
) j- P8 N  k3 p7 ~+ @/ j& Y 4 / 5
+ h( E0 r& D/ V2 A' k 9 LVDS/VBO/IDP interface
# V+ n  Q, U& L; W- B  Make sure LVDS trace as short as possible
9 N( M  B. @! F' B( l  Make sure LVDS trace differential impedance about 100 ohms.
9 v* m8 A# ^, L  If needed, add common mode choke to improve LVDS bus EMI/ESD
( {! ~0 H8 V1 G4 H performance.
 Differential pair routing rule---5/5/5mil
0 I2 I" W+ u2 X6 Y. k4 f. g; ^) G! ? with recommended stack up to get 100ohm differential impedance
 The air gap between LVDS differential pairs should more than 25mil
10 USB interface
* Y# @( D: p3 R! V  J8 [. z Differential Pair Signals
9 \( B+ X! _6 a; M& Q/ S  Make sure USB differential pair as short as possible
# ~/ o- K2 N; R0 V7 ?  Make sure USB trace differential impedance is about 90 ohm
 Differential pair routing rule---5/6/5/6/5mil
with recommended stack up to get 90ohm differential impedance
3 s7 n% ~. k" A3 Q, [5 p# ~  Supply integrated reference plane for differential pair to have continue impedance
' h8 M$ I6 D4 \7 U, ~  In order to minimize effect of crosstalk, signal traces should have at least 25mil
( j$ ^- ?  Y( u9 N) ^ air gap to other signals.
2 d2 B( w5 c. Q; N9 T+ A3 x ESD
9 Z# `7 S6 {* K: H) R6 C1 D) F  ESD protection parts should be added near the USB connector
 CM1214-02MS is used for ESD protection in Fusion EP board.
# u* }7 Q) [$ o  To make differential impedance meet USB specification, special routing around
CM1214-02MS should be implemented to compensate the differential impedance
skew brought by these parts, refer to layout file for details.
11 Analog Video input
 Analog inputs should stay away from digital signal and be at least 8mil width.
 INN nets capacitors should be placed near to chip as closer as possible.
3 j" W8 [$ y5 L. g  ESD protection parts should be added at analog input connectors.
. Y: w" S0 Q6 d8 Q% X$ c  PC input should add 100ohm resistor as filter to make RGB input has better
phase.
 The power of analog block should be as cleaner as possible. It is better to
separate analog power from digital power with ferrate beads or inductors.
" ^3 Y+ C$ Y3 M( o) |- Y4 Z 5 / 5
; @- [1 _" l1 ?3 t+ Z) } 12 Ethernet interface
" h$ o1 _) m' Q% U  Route RX(TX) +/- as differential pair, using 5/5/5/5/5 4/6/4 rule to control the
differential impedance to 100ohm.
! K% O5 Z8 }/ X; K/ v2 y  PHY should close to UXL chip if it is possible.
 Separate RJ45 connector’s ground from system ground
 Make sure Inner Layer copper being kept away under transformer area to
- W1 B4 @* x7 l2 w avoid the noise from LAN bus.
13 Tuner IF signal
' g: R( O  |! Y) s0 J1 W
Route IF differential input on the top layer, shield with GND and make it as
3 x: f  W$ C" I5 S$ s0 B short as possible.