|  | 
| Fixed CCRs: SPB 17.2 HF054& w$ G1 {. G$ J& b. ~4 V6 K5 j 04-26-2019
 1 t3 `& ~3 l4 ]( ~========================================================================================================================================================% |8 q0 ^2 p( Z! o- \
 CCRID   Product            ProductLevel2 Title
 / c0 W/ c! G( o3 o. Z========================================================================================================================================================2 K6 Z" \$ b, u! [9 `$ l6 u4 [" [
 2060269 ADW                DBEDITOR      Unable to create ECAD type mixed-case schematic model attributes
 - _: w3 V* i0 x+ Q; {9 G& W. h2030086 ADW                LRM           Cache part_table.ptf made by LRM Update cannot be read if it has null value in key property' c. f/ O% U% H2 j( \$ ?
 1975317 ADW                PART_BROWSER  Space at the end of line in CDS.LIB results in zero libraries being shown in new component browser
 7 L5 r) l, v# i: g; |; e% o2076340 ADW                PART_BROWSER  .helix folder needs to be deleted for PTF changes to take effect and to convert a design to cache
 # U7 C- ^# [5 I6 d* L2025147 ADW                TDO-SHAREPOIN Design Management stops responding when a board file is deleted and then checked in with the same name+ \$ k$ f" ]; y  Z5 T
 2025201 ADW                TDO-SHAREPOIN Getting error message (SPDWSD-20) when logging in to team design
 / }& b4 x4 }4 j& i1 j- R2056694 ADW                TDO-SHAREPOIN Design Management stops responding on checking in an object with the same name as a previously deleted object
 # V; t- b! Z2 y; ^" Q  P- y2054243 ALLEGRO_EDITOR     3D_CANVAS     Plating is not shown on stacked vias in 3D canvas
 " z2 {* K! D7 i- g5 e2054327 ALLEGRO_EDITOR     3D_CANVAS     3D Canvas error: All bend operations are disabled due to licensing and/or DLL installation
 + n$ U1 c2 Z+ f6 f4 Z4 g2044980 ALLEGRO_EDITOR     ARTWORK       'Import - Artwork': PCB Editor stops responding and no artworks are loaded
 ' S6 p3 c1 O$ x! o2060489 ALLEGRO_EDITOR     COLOR         SKILL axlGlobalVisibility() issue in a partition file: VIA/SOLDERMASK_TOP subclass visibility not turned off
 - L/ t7 b9 i3 {2072695 ALLEGRO_EDITOR     COLOR         Clines of colored nets not colored when 'display_nohighlight_priority' is set* r, q3 b- j- R' Z: W& ?. N, P) \7 f8 J3 A
 2061203 ALLEGRO_EDITOR     CROSS_SECTION Importing cross-section from single stackup to multiple stackup adding additional layers to the primary zone; i$ g  U, s. ^6 J( C6 G4 _* V% ]
 2010812 ALLEGRO_EDITOR     DATABASE      PCB Editor STEP model offsets should follow origin movements( s( t$ ?0 v0 t& y: Q
 2011993 ALLEGRO_EDITOR     DATABASE      Change STEP model mapping when Symbol Origin is changed in DRA using Setup > Change Drawing Origin
 7 A9 ^# [' D# e/ ~/ R* h6 i2051596 ALLEGRO_EDITOR     DATABASE      Error for unsupported property in element8 f& G( i  v# ]
 2056497 ALLEGRO_EDITOR     DATABASE      Place manual is slow
 4 b; I* Q# X& {$ ^9 @: t2059489 ALLEGRO_EDITOR     DATABASE      DBDOCTOR in batch mode with argument '-check_only' detects text error
 ! V+ G; }3 b5 d1 ^2064268 ALLEGRO_EDITOR     DATABASE      PCB Editor crashes when running SKILL code
 6 G- s6 i, k) b' E2068588 ALLEGRO_EDITOR     DATABASE      Crash on opening release 16.6 design in 17.2-2016/ n/ D* i6 X; ^) O! u
 2079131 ALLEGRO_EDITOR     DATABASE      axlChangeNet crashes PCB Editor in fast shape mode with Microsoft Visual C++ Runtime Library Error& [8 M, k4 J$ e* \: u; O5 D7 y
 2034759 ALLEGRO_EDITOR     DFM           Importing DFT constraints on board does not assign csets to design but shows the csets9 X+ Z" `& M8 Z  j) h9 ^. ]% x, O/ f
 2039992 ALLEGRO_EDITOR     DFM           Cset is not set in Pastemask element of DFA when importing XML Constraint File.
 / B" `/ V" l' D* H* @# |3 b2046824 ALLEGRO_EDITOR     EXTRACT       Extracta ECL_NETWORK View reports incorrect pin layer.
 * f+ ^. T# `* J8 n" E' K2048912 ALLEGRO_EDITOR     IPC           Running PCB Design Compare - Graphic mode reports ERROR (SPMHA1-273) 'Shape intersects with itself'
 $ z  L8 T5 C6 p2066597 ALLEGRO_EDITOR     IPC           Graphical compare not completed because of self-intersecting shape locations
 ! e( @# u% D1 z- C% l2079719 ALLEGRO_EDITOR     IPC           IPC2581 import fails with error 'Failed to add (LW)POLYLINE'
 7 R+ X9 L- v: L7 i+ E2 V2066229 ALLEGRO_EDITOR     NC            Tool code missing in backdrill NC file on choosing 'Optimize Drill Head Travel' in NC Drill0 v' c& B; g( L
 2070379 ALLEGRO_EDITOR     NC            After running backdrill some vias are shorted to other nets% t! Y% y# x% ~
 2041881 ALLEGRO_EDITOR     PAD_EDITOR    Difference in locations of drill in pad editor and symbol editor9 Z+ z# y( n: P) K( }
 2058852 ALLEGRO_EDITOR     PAD_EDITOR    Net associations lost on refreshing vias
 0 z8 K+ E' A" }5 c9 ^' O2061580 ALLEGRO_EDITOR     PAD_EDITOR    Lock Layer Span settings specified in padstack editor not reflected in PCB Editor
 2 I6 N- f3 v5 Z: f# I: v2048116 ALLEGRO_EDITOR     REPORTS       Extracta command files not visible in Tools-->Reports when there is a space present in the textpath variable2 t5 X# ~0 ]" D- w' A6 I& E
 2038949 ALLEGRO_EDITOR     SCHEM_FTB     Netrev is slow if there is an input board file with many modified components- n# G7 G/ P6 n/ _2 P6 W* `
 2052758 ALLEGRO_EDITOR     SCHEM_FTB     Connectivity objects are being reported as Added and Deleted in Constraint Differences Report
 : c# f/ w, E1 \1 ~' }$ B% Y8 K2066099 ALLEGRO_EDITOR     SCHEM_FTB     Inconsistent net names on export physical after changing net names in DE-HDL0 X9 L3 s1 R6 X" }$ r+ y6 s- Z# t+ p
 2043882 ALLEGRO_EDITOR     SHAPE         Shapes not updated to 'Minimum aperture for gap width' in Global Dynamic Shape Parameters window
 8 d" S! h! [/ i- i8 o( ^. K4 [2048483 ALLEGRO_EDITOR     SHAPE         Shapes not getting updated post backdrill update  B9 J$ w$ z7 e, o( b& T
 2052063 ALLEGRO_EDITOR     SHAPE         Cannot import IPC2581 due to 'Shape intersects with itself'  z* t6 H$ S8 y1 B' j; l
 2056478 ALLEGRO_EDITOR     SHAPE         Editing shape by sliding segment causes PCB Editor to fail due to 0-length segment in shape3 Z7 P( J9 |% r& [
 2058017 ALLEGRO_EDITOR     SHAPE         Shape not voiding correctly when fillets are present, B5 x& m# m& t; z, f
 2066473 ALLEGRO_EDITOR     SHAPE         Teardrops create strange copper shapes  r8 \+ [( B. V0 ^
 2079698 ALLEGRO_EDITOR     SHAPE         IPC2581 import fails with error 'Shapes intersects with itself'0 Q- z6 K$ g$ A* d9 x* H
 2010569 ALLEGRO_EDITOR     SKILL         Using SKILL to add 'nil' to a DRC object following a 'println' statement crashes PCB Editor in HotFix 048.
 3 |9 _  M: S2 Z2 j& Y7 P5 C$ W1 q2055055 ALLEGRO_EDITOR     SKILL         Using SKILL to add a 'nil' property value to a String causes Allegro PCB Editor to crash
 - `4 ~, l/ B" v2023755 ALLEGRO_EDITOR     STEP          Export STEP includes enclosure even when it is not selected.
 $ P4 V+ F* g* Q1881233 ALLEGRO_EDITOR     UI_GENERAL    Green/white canvas without grid when creating a board file (File - New)2 b& Q- Q, {; M% t, j; Q/ D; y% L
 1900525 ALLEGRO_EDITOR     UI_GENERAL    Resizing the update symbols UI causes the options to overlap and jumble up (refresh issue)
 0 G+ N' g0 T6 m3 N; e+ K2003861 ALLEGRO_EDITOR     UI_GENERAL    Same y-coordinate returned for different vertical positions when creating board outline in HotFix 048
 # F1 K2 N4 j& d+ ^- ^; s2033958 ALLEGRO_EDITOR     UI_GENERAL    Incorrect canvas display on creating a design from the Start page and then opening an existing design" \/ Q  I: q8 ?* ^8 i
 2053496 ALLEGRO_EDITOR     UI_GENERAL    Confirmation dialog is behind canvas' W  w2 q' K8 R& t8 U+ f; C
 2054429 ALLEGRO_EDITOR     UI_GENERAL    Editor stops responding until choosing Done after clicking Zoom by Point twice. H" E: I, ?8 E/ o* V3 M$ I0 U. u
 2059707 ALLEGRO_EDITOR     UI_GENERAL    'HTTPS' links are not shown as hyperlinks when using allegro_html  V0 m7 A  F" Q2 @# ^
 2063423 ALLEGRO_EDITOR     UI_GENERAL    Blocking dialog popped up by axlUIPrompt() goes behind the canvas and is hidden2 X/ I, v3 L+ _  l# O. s$ `" i
 2038105 APD                DRC_CONSTRAIN APD crashes on update DRC in release 16.6
 ' Y) w6 Z. n0 h; [4 D2050674 APD                PARTITION     Cannot remove C-Point from a partitioned design
 , v; E% f7 e3 V1 I8 r2068814 APD                WIREBOND      Bond wires cross on auto-separate
 ) a9 a# ]7 I9 E1967433 CAPTURE            OTHER         Cannot open DSN or OPJ files by double-clicking if Capture is already open
 . }( g3 D% M; T# S1967332 CONCEPT_HDL        COMP_BROWSER  Crash in customer environment on clicking on last row border in PIM after filtering
 * Q' ]5 s. b! c2001759 CONCEPT_HDL        COMP_BROWSER  Using Modify Component crashes Design Entry HDL" k8 L3 v. q- W
 2020788 CONCEPT_HDL        COMP_BROWSER  Intermittent crash when clicking bottom edge of part selection table in the Modify Component window% O" _+ Z. K5 E3 I
 2053578 CONCEPT_HDL        CONSTRAINT_MG Values specified for custom properties are not preserved
 T, ?4 x, c% w$ Y( n2013002 CONCEPT_HDL        CORE          Ability to regenerate Netgroup names to remove '_1' suffix
 ; i) i$ y) n9 I3 i; G( F2026637 CONCEPT_HDL        CORE          DE-HDL crashing often when launched from EDM Flow Manager
 8 r9 l. G, l* u5 h) C2 v2041145 CONCEPT_HDL        CORE          Set font size & color of netgroup names and netgroup taps; `- T, t( c# h! V- A/ S1 ]& ]2 j
 2056743 CONCEPT_HDL        CORE          NetGroups appended with _1_1, some are empty, and inconsistent in DE-HDL CM and Allegro PCB Editor CM. p2 G% I, M- s. u6 U! p  d
 2065889 CONCEPT_HDL        CORE          DE-HDL Modify command moves location of attached symbol properties
 . w# {& f6 d& z+ ^! T4 M2074410 CONCEPT_HDL        CORE          Full net connectivity not shown in Allegro PCB Editor.9 _; p$ F% y; o! O  k
 2045717 CONCEPT_HDL        RF_LAYOUT_DRI The RF PCB Options is greyed out when doing Import Physical on Linux with enterprise licenses- o  T9 M8 N2 W! W" Z4 e
 2045274 CONSTRAINT_MGR     CONCEPT_HDL   Running SKILL script or navigating pages in the hierarchy viewer crashes schematic editor
 & H9 Z0 \- w6 T- p- O- Y2050521 CONSTRAINT_MGR     OTHER         Unexpected Xnet removal from schematic when Export to PCB Layout is executed.
 / _3 g+ j; @! f7 {2066270 PCB_LIBRARIAN      SYMBOL_EDITOR Unable to edit note text containing comma" @. [3 o+ S$ i* _! ^
 2069181 PCB_LIBRARIAN      SYMBOL_EDITOR Pinlist window expand/collapse buttons act weird first time when invoked.; Z0 _& W; d% ]8 W* h
 2070007 PCB_LIBRARIAN      SYMBOL_EDITOR Project not found error in Symbol Editor when path contains space character
 ! L" h* U. {) ~2 e) ~) u$ {' g1 T2072793 PCB_LIBRARIAN      SYMBOL_EDITOR Right-click menu of formatting text objects is not consistent: second and third options are swapped# c1 J- e- o  k0 W
 2073138 PCB_LIBRARIAN      SYMBOL_EDITOR New Symbol Editor: Do not allow duplicate properties# F3 a3 L+ c& C
 1957458 PSPICE             FRONTENDPLUGI Refresh issue with Bias Display on a new design: bias value not updated6 i1 F7 B: h7 n. p# P, o
 2022211 PSPICE             FRONTENDPLUGI Bias Point results are not updated
 / b: i4 p6 y3 P# K" f2031058 PSPICE             FRONTENDPLUGI PSpice bias values are not getting updated* \' G* H7 P! _# H: J& ^' p: b1 c
 2038021 PSPICE             FRONTENDPLUGI Bias display is not updated
 % E: O+ E; Y; c0 {7 c2055274 PSPICE             FRONTENDPLUGI Capture crashes on SIMSETUP OK when two projects are open
 6 q- n5 r* K9 V6 K7 c$ D2053432 RF_PCB             OTHER         Property on RF component not transferred to new design not containing the component: l5 @# \! ?- \: {3 ^  k$ M
 2003341 SCM                SCHGEN        Unable to generate a schematic for hierarchical blocks
 9 d$ J3 l* y; h2 I2069924 SIP_LAYOUT         DIE_ABSTRACT_ Conversion from co-design die to standard die / BGA / anything else must remove floating function pins.
 : O2 }/ B. v( ?2067894 SIP_LAYOUT         OTHER         sip database size is enormous for a small component definition used in fdesign
 % y; H6 D3 Q% b7 x8 m0 X" q2067987 SIP_LAYOUT         OTHER         Orphaned die attachment in SiP Layout cannot be removed
 , A5 |9 M6 L" |9 }2072857 SIP_LAYOUT         OTHER         SiP Layout crashes when using Find by Query and choosing 'Symbols'8 \3 F$ {, B/ C) E& \
 2068973 SIP_LAYOUT         REPORTS       SiP Layout Missing Fillet report not catching a missing fillet in HotFix 051 and 0525 J  \# m: w: V% z/ e6 K) d4 g
 2059533 SIP_LAYOUT         SYMB_EDIT_APP SiP Layout: Cannot rotate bumps in Symbol Editor application mode" D; J" i' }0 M, r* F$ ?
 1981749 SYSTEM_CAPTURE     ARCHIVER      System Capture: Archiving a design from the Tcl command window results in error
 4 q$ l% m/ M! k1 ^! E3 ]$ T2054869 SYSTEM_CAPTURE     AUTOMATION    syscapUtils.tcl command cnsAutoCreateDiffPair is broken due to missing acm_code.il and acm_config.txt files! r/ w3 K1 v% w6 [, @3 T  u9 z
 1966488 SYSTEM_CAPTURE     CANVAS_EDIT   New folder rename box does not show the text typed.
 $ [  ]' B$ `; E1814813 SYSTEM_CAPTURE     COMPONENT_BRO System Capture session log should specify the CDSSITE path for the current session& w- u' a; d# w
 1977673 SYSTEM_CAPTURE     COMPONENT_BRO adding reference blocks through add component error when cell name matches design name' W, g; X% h5 N3 N7 Y: v
 2027100 SYSTEM_CAPTURE     COMPOSITE_FIL pstdedb.cdsz and netlist preview in System capture is not being updated when individual netlist files are written1 ^/ f* b4 l: X+ u4 R
 1961274 SYSTEM_CAPTURE     CONNECTIVITY_ Xnet removed during pin swapping8 n( J) A$ M% d& H+ Y5 E/ g3 V" [
 2041879 SYSTEM_CAPTURE     CONNECTIVITY_ xnets on net with only pull-up resistor
 1 ~2 o; h1 l1 ^1889238 SYSTEM_CAPTURE     COPY_PASTE    Wire fails to connect during copy and paste* p) q, N) b' Q; i$ x. g3 @9 w$ R
 1993146 SYSTEM_CAPTURE     DESIGN_EXPLOR Cannot move page up by only one position
 % e0 K# H9 ?) ?1910941 SYSTEM_CAPTURE     MISCELLANEOUS Parts that are not in any schematic page appear in netlsit and BOM
 9 |3 ]$ p+ K6 t7 m+ l, Q/ e1902347 SYSTEM_CAPTURE     PRINT         Prints all sheets if one sheet is specified as the print range
 ' _( Y0 w! i! x- S4 \2 e3 ^/ @: W2041272 SYSTEM_CAPTURE     SMART_PDF     Smart pdf displays component outline when component is not de-highlighted.
 ; B4 ]6 z0 k# E' w6 s1 f: R2065768 SYSTEM_CAPTURE     SMART_PDF     Custom Variable in Table Object not getting passed to PDF. L4 i" x* b3 H9 o: x) |+ J
 1969243 SYSTEM_CAPTURE     VARIANT_MANAG Export variant does not name file correctly if the filename contains a space* S: G' z5 I& m+ a' j$ Z, o' s9 b7 c
 1990258 SYSTEM_CAPTURE     VARIANT_MANAG Cannot paste copied preferred part to multiple parts with the same part number9 X2 W/ x" M0 e
 1992250 SYSTEM_CAPTURE     WORKSPACE     Double-clicking a .CPM file runs System Capture but does not open project
 | 
 |