|
|
本帖最后由 linguohua 于 2019-5-30 06:43 编辑
& |/ ]5 S2 U4 j1 ]( F0 |. F+ ^! R8 P" W* L
Fixed CCRs: SPB 17.2 HF055
0 F* s* T- X( k# ]6 i05-24-2019
2 s6 X: T/ p" N========================================================================================================================================================9 B0 Y6 r9 g b# y# i) ]# H
CCRID Product ProductLevel2 Title
/ A. X8 `7 ^: }7 @========================================================================================================================================================9 Y( Z2 z7 l8 z4 u
2078057 ADW PART_BROWSER Symbol Graphics preview is not available in the Designer Server
3 [( y0 V; w% J' F5 f2092863 ADW PART_BROWSER Component Browser is not displaying the symbol & footprint preview" Z/ m7 ~# D# R: l: y. p
2076339 ALLEGRO_EDITOR 3D_CANVAS Floating parts on bending a board in 3D Canvas with HotFix 053
' e, d; X$ d, C8 s7 m2051075 ALLEGRO_EDITOR ARTWORK Incorrect Gerber import in Allegro PCB Editor9 W v8 g8 }% O0 n8 {5 ^
2073407 ALLEGRO_EDITOR DATABASE axlDeleteByLayer deletes fixed shapes- @9 L4 j3 d( M" L
2079117 ALLEGRO_EDITOR DATABASE Release 17.2-2016: Board file saved in HotFix 049 cannot be opened in HotFix 0144 H8 U, Y* x0 W
2079204 ALLEGRO_EDITOR DFM Enabling option to update analysis mode and run DesignTrue DFM wizard causes PCB Editor to exit, v/ M- [) Z* T1 x
2082394 ALLEGRO_EDITOR DRAFTING Angular dimension not owned by the same parent symbol in the layout are not deleted on moving object X) ^. n6 B/ ]
2067916 ALLEGRO_EDITOR INTERACTIV Place replicate module bounding box does not move with circuit after module is updated
3 X4 X; J, T+ ?0 s+ t( i2068449 ALLEGRO_EDITOR MANUFACT Stackup chart and table shift slightly from original location on re-generation in Allegro PCB Editor release 17.2-2016
5 C& \7 a6 F# u$ G' F2065820 ALLEGRO_EDITOR MCAD_COLLAB Selected objects deleted from the design on clicking Cancel in IDX Flow Manager Import
! _- }, i- d) s" Q2 @6 I# w2080164 ALLEGRO_EDITOR MCAD_COLLAB IDX outputs two sets of masks
: ?6 Q# Z! K, S1 ~2081955 ALLEGRO_EDITOR NC Artwork file error for via size
5 A3 N9 A1 |) i2 n9 C' H% W2045061 ALLEGRO_EDITOR PLACEMENT Setting PSMPATH: axlSetVariableFile() does not update Place Manual but User Preference Editor does4 L+ c* |' Q- |6 [3 M& l. d
2049949 ALLEGRO_EDITOR PLACEMENT Get import errors and cannot place some parts if user-defined option is turned on for netlist import# u% }3 c0 a# c- j2 }" J6 R* C8 P Z
2069289 ALLEGRO_EDITOR PLACEMENT Cannot place part because attribute definitions are incompatible for the 'DESCRIPTION' attribute (SPMHDB-154)5 z3 z% Y1 Z y6 c
2056573 ALLEGRO_EDITOR SCHEM_FTB Import Logic takes a long time when checks are turned on; o; ]; r+ r3 h- n, A
2076452 ALLEGRO_EDITOR SHAPE Shape Degassing crashes if 'Inside Shape' is selected
* f5 t5 [3 t& p2 q( c2076873 ALLEGRO_EDITOR SHAPE Symbol Editor stops responding on editing shape with a .dra file
& Q3 P- K& n2 ~; ~' A/ P0 q4 R$ h1788703 ALLEGRO_EDITOR SKILL axlPadSuppressSet does not work when 'none' switch is used
% r$ l) S4 H8 E3 k$ w5 G( `9 u1955127 ALLEGRO_EDITOR SKILL axlPadSuppressSet( 'off 'none ) returns a warning message and does not work per the documentation
/ @/ O; z/ ~+ B( ~) B9 c! n$ q2031711 ALLEGRO_EDITOR SKILL Syntax error related to allegro.ini shown if allegro.ilinit loads INI on startup
0 A4 ^0 E3 U7 c3 E6 x$ S2 o2062527 ALLEGRO_EDITOR SRM RF elements are shown in Symbol Revision Manager+ y Y/ y) h8 L. v6 o$ t1 C
2074249 ALLEGRO_EDITOR TESTPREP Testprep re-sequence causes PCB Editor to crash if 'Labels with Net Name' is selected
9 H* Z0 ]/ H" d2070534 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox bar code generator is creating corrupted shapes in the database; G, n- X: _5 S4 z
2046278 ALTM_TRANSLATOR CAPTURE Third-party import fails. J1 M3 B3 U4 A/ v4 ~9 O( L
2052399 ALTM_TRANSLATOR CAPTURE Third-party CAD translation stopped with error message
# [+ A; f+ H6 n; l/ |2005087 ALTM_TRANSLATOR DE_HDL Cannot translate third-party to Allegro Design Entry HDL
l. ]7 A6 a8 o" B, L" }1922222 ALTM_TRANSLATOR PCB_EDITOR Third-party translation converts to board with unconnected nets
- ^2 k- b+ t5 A. u6 u) I1987263 ALTM_TRANSLATOR PCB_EDITOR Third-party board file: copper not imported
0 M1 L2 C5 K" ^3 a2017988 ALTM_TRANSLATOR PCB_EDITOR Third-party to Allegro PCB Editor import issues with routes, constraints, size, and accuracy
! @ p% J7 L2 O, j! B2021300 ALTM_TRANSLATOR PCB_EDITOR Third-party translator does not show any results on PCB Editor canvas" Q" s: a- m8 \, g4 _
1890675 APD DIE_EDITOR Mirror Geometry is Mirroring the symbol from TOP to BOTTOM Layer in SIP file2 b$ h+ S" L+ t
2064219 APD DIE_EDITOR Applying mirror geometry results in mirroring: moved from TOP to BOTTOM layer1 G6 ]8 x* V- ? h0 s2 d2 W- ?
2086574 APD OTHER Duplicate layer text shown on the vias
- [- Z: g9 x* H5 @$ q1948169 CIS CONFIGURATION Auto Symbol Refresh Checking not working for shared folders
$ Y* c4 a/ D1 X% S w9 V2025385 CONCEPT_HDL CORE Hierarchy Viewer expands/collapses randomly after clicking the '+' or '-' symbols
* N& W7 O- O; {4 \) O9 [* w" \5 ^2050010 CONCEPT_HDL CORE Copyproject does not properly copy the variant files% j3 b7 m1 k& ?6 g3 ^
2063457 CONCEPT_HDL CORE DE-HDL: very slow rendering on some systems
' V& E( {9 F3 l4 H7 }" g2 A' ]7 K1 d2076312 CONCEPT_HDL CORE Getting 'Variant out of sync' warning when creating BOM for a design with no variants
& Z3 M& m1 m! X* Q2 I5 Z: |: `2083650 CONCEPT_HDL CORE Lower-level signals are appended with _1, _2, and so on
& D( E1 D0 d3 Z2083651 CONCEPT_HDL CORE The physical net names still do not sync with the assigned signal name
+ [+ c* @; m& h5 E# | {, A0 G2056736 CONCEPT_HDL GLOBALCHANGE Global Property Delete does not operate on the entire design unless the top-level page 1 is open
/ z' G6 f' G* ?* n1955357 SIG_EXPLORER OTHER Signal explorer invocation with OrCAD PCB Expert Suite license
* ~: G/ O q8 W( `% [ E2079071 SIP_LAYOUT SYMB_EDIT_APP Response very slow after Show IC Details on a very large co-design die$ @2 X; x1 O4 @# B3 O: c% s
2081884 SYSTEM_CAPTURE CANVAS_EDIT Symbols take a long time to move, and results in DRCs and broken connections
# U! i3 i- @( v) x' d( C+ A' e$ }1942542 SYSTEM_CAPTURE IMPORT_PCB System Capture - TDO backannotation overwrites net names with stale data in lower-level blocks
; t8 D7 e9 F% C2071303 SYSTEM_CAPTURE MISCELLANEOUS cds.lib file is picked up from wrong location/ z9 D' ~3 i# r5 d7 \
2058979 SYSTEM_CAPTURE OPEN_CLOSE_PR System Capture prevents a project from opening by putting a single quote at the end of a line in CPM file
( {* x# z! A) d4 q% Q2 n# p* x2088210 SYSTEM_CAPTURE OPEN_CLOSE_PR The 'enable pspice' entry in CPM file is occasionally corrupted
/ M3 H% q- I; N |
|
[复制链接]
/1 
发表于 2019-5-30 02:15
8 }3 K E% Z: f; H9 M