|
|
本帖最后由 linguohua 于 2019-5-30 06:43 编辑 ! X) P- ~# @. P
" c) ]7 d2 K* \
Fixed CCRs: SPB 17.2 HF055
, c; Y" h3 x0 N' J* }05-24-2019
6 ]3 A; Q h2 A, G X* e4 D========================================================================================================================================================& E; R: {2 j8 R
CCRID Product ProductLevel2 Title1 ]+ P3 ?! V! G R4 D
========================================================================================================================================================
" G+ i( H5 l+ L0 v, Z$ A2078057 ADW PART_BROWSER Symbol Graphics preview is not available in the Designer Server
% d D& u1 m% z5 t8 J( z& u) e2092863 ADW PART_BROWSER Component Browser is not displaying the symbol & footprint preview* z1 Q3 I) Y0 o! Y6 }# k- R% I$ K
2076339 ALLEGRO_EDITOR 3D_CANVAS Floating parts on bending a board in 3D Canvas with HotFix 053
' @" F% ]( [$ i2051075 ALLEGRO_EDITOR ARTWORK Incorrect Gerber import in Allegro PCB Editor& ?* [7 p: |$ T; i2 {
2073407 ALLEGRO_EDITOR DATABASE axlDeleteByLayer deletes fixed shapes
2 d6 _: d( l0 j$ d \! k) U+ F+ s3 A s2079117 ALLEGRO_EDITOR DATABASE Release 17.2-2016: Board file saved in HotFix 049 cannot be opened in HotFix 014$ I2 D- v! E5 v) Q/ e
2079204 ALLEGRO_EDITOR DFM Enabling option to update analysis mode and run DesignTrue DFM wizard causes PCB Editor to exit
: s3 b8 m2 b5 P- |2082394 ALLEGRO_EDITOR DRAFTING Angular dimension not owned by the same parent symbol in the layout are not deleted on moving object. `! ^1 T; u1 X' B: k: C t
2067916 ALLEGRO_EDITOR INTERACTIV Place replicate module bounding box does not move with circuit after module is updated+ b9 @9 ?: V$ V9 m+ y( g
2068449 ALLEGRO_EDITOR MANUFACT Stackup chart and table shift slightly from original location on re-generation in Allegro PCB Editor release 17.2-2016
4 g; V, }' U7 q' V/ g" [2065820 ALLEGRO_EDITOR MCAD_COLLAB Selected objects deleted from the design on clicking Cancel in IDX Flow Manager Import
2 ?) d5 {2 e. }6 s; c1 Z( M( v2080164 ALLEGRO_EDITOR MCAD_COLLAB IDX outputs two sets of masks
- P5 ]1 r$ L- _! U! o' u4 M, ~9 P: A2081955 ALLEGRO_EDITOR NC Artwork file error for via size9 T6 G& H+ N, a1 \
2045061 ALLEGRO_EDITOR PLACEMENT Setting PSMPATH: axlSetVariableFile() does not update Place Manual but User Preference Editor does- R( H8 B- t' z. ?4 s2 H' O* U
2049949 ALLEGRO_EDITOR PLACEMENT Get import errors and cannot place some parts if user-defined option is turned on for netlist import! I+ o: E& \) ~
2069289 ALLEGRO_EDITOR PLACEMENT Cannot place part because attribute definitions are incompatible for the 'DESCRIPTION' attribute (SPMHDB-154)
$ } Y2 e9 G/ {& F2056573 ALLEGRO_EDITOR SCHEM_FTB Import Logic takes a long time when checks are turned on- j# C, }! g* |4 a* t! \
2076452 ALLEGRO_EDITOR SHAPE Shape Degassing crashes if 'Inside Shape' is selected
, E( O5 u) F' P- E, n, S2076873 ALLEGRO_EDITOR SHAPE Symbol Editor stops responding on editing shape with a .dra file# }9 l8 k2 R! o0 M( s6 c
1788703 ALLEGRO_EDITOR SKILL axlPadSuppressSet does not work when 'none' switch is used
, ^' {0 E# z3 d. ^9 s1955127 ALLEGRO_EDITOR SKILL axlPadSuppressSet( 'off 'none ) returns a warning message and does not work per the documentation) o2 h+ N" ~- J7 i9 ?2 N
2031711 ALLEGRO_EDITOR SKILL Syntax error related to allegro.ini shown if allegro.ilinit loads INI on startup
' b" N8 o0 d, @# I% ]+ R3 f1 H2062527 ALLEGRO_EDITOR SRM RF elements are shown in Symbol Revision Manager7 v- I2 X+ n6 }# U( F* h
2074249 ALLEGRO_EDITOR TESTPREP Testprep re-sequence causes PCB Editor to crash if 'Labels with Net Name' is selected
3 q" D8 t) j2 T/ K2070534 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox bar code generator is creating corrupted shapes in the database! {7 ~, D7 B) ^; d
2046278 ALTM_TRANSLATOR CAPTURE Third-party import fails7 K8 w D- ~* N. x: w1 [
2052399 ALTM_TRANSLATOR CAPTURE Third-party CAD translation stopped with error message C9 T3 l# K- s9 \
2005087 ALTM_TRANSLATOR DE_HDL Cannot translate third-party to Allegro Design Entry HDL* u) X, ]; P: \0 j' D
1922222 ALTM_TRANSLATOR PCB_EDITOR Third-party translation converts to board with unconnected nets
* ]6 F! A# N v+ [- r8 W) _1987263 ALTM_TRANSLATOR PCB_EDITOR Third-party board file: copper not imported9 A- n. [# B# x2 p! [0 V
2017988 ALTM_TRANSLATOR PCB_EDITOR Third-party to Allegro PCB Editor import issues with routes, constraints, size, and accuracy
& ]# {( u7 H* b' K8 y$ t+ h1 E+ d R2021300 ALTM_TRANSLATOR PCB_EDITOR Third-party translator does not show any results on PCB Editor canvas
3 D. c6 h2 v7 J% r& l |7 Y1890675 APD DIE_EDITOR Mirror Geometry is Mirroring the symbol from TOP to BOTTOM Layer in SIP file+ r: K9 A; v5 U2 \, H7 q0 `' w
2064219 APD DIE_EDITOR Applying mirror geometry results in mirroring: moved from TOP to BOTTOM layer
! d" V5 f R3 Q& j! ^2086574 APD OTHER Duplicate layer text shown on the vias
4 q, s# c+ r A1948169 CIS CONFIGURATION Auto Symbol Refresh Checking not working for shared folders
1 U# E( T" u, P$ V" x$ K1 b2025385 CONCEPT_HDL CORE Hierarchy Viewer expands/collapses randomly after clicking the '+' or '-' symbols! ^& }" l* b$ C4 x/ V" k9 T/ `# k
2050010 CONCEPT_HDL CORE Copyproject does not properly copy the variant files5 X x: R3 _0 o; R
2063457 CONCEPT_HDL CORE DE-HDL: very slow rendering on some systems$ H2 y( a3 N' Y3 S
2076312 CONCEPT_HDL CORE Getting 'Variant out of sync' warning when creating BOM for a design with no variants
0 @& Q1 }% l, z* s4 w8 w2083650 CONCEPT_HDL CORE Lower-level signals are appended with _1, _2, and so on8 @( d' m9 y0 O$ J: T( n% z& O
2083651 CONCEPT_HDL CORE The physical net names still do not sync with the assigned signal name {8 L. w# k% r0 v0 M% d
2056736 CONCEPT_HDL GLOBALCHANGE Global Property Delete does not operate on the entire design unless the top-level page 1 is open3 R! o* |: r- S# z
1955357 SIG_EXPLORER OTHER Signal explorer invocation with OrCAD PCB Expert Suite license* U0 L; I( l, O( s" x: h
2079071 SIP_LAYOUT SYMB_EDIT_APP Response very slow after Show IC Details on a very large co-design die
' X( \+ S# X1 z, ^: R2081884 SYSTEM_CAPTURE CANVAS_EDIT Symbols take a long time to move, and results in DRCs and broken connections9 H6 [4 d. b, Y8 C
1942542 SYSTEM_CAPTURE IMPORT_PCB System Capture - TDO backannotation overwrites net names with stale data in lower-level blocks0 I6 L& [& Z; b$ p3 K6 r) V
2071303 SYSTEM_CAPTURE MISCELLANEOUS cds.lib file is picked up from wrong location
" b) h4 @ c3 S: u( C2058979 SYSTEM_CAPTURE OPEN_CLOSE_PR System Capture prevents a project from opening by putting a single quote at the end of a line in CPM file( ^% z- \8 a4 G# i
2088210 SYSTEM_CAPTURE OPEN_CLOSE_PR The 'enable pspice' entry in CPM file is occasionally corrupted
* M6 f' n3 U/ t& ^" M5 z9 ~' o; F |
|
[复制链接]
/1 
发表于 2019-5-29 15:49
收藏
淘帖
支持！
反对！
