TA的每日心情 | 奋斗 2023-5-4 15:40 |
---|
签到天数: 1 天 [LV.1]初来乍到
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
orcad Library Builder导出封装没有焊盘,结合咱们网站上的帖子也看了一遍,但是还是没解决,烦请各位大神出出招。
. t7 {# g* G) R0 x6 u6 p前边直接使用IPC1573标准创建了一个电阻的封装,打开allegro以后运行过程如下:
" Z" e9 [2 {9 q' PLoading axlcore.cxt 6 f, I+ w- q3 U O! Z
Starting new design...+ r8 r2 F1 o5 Y( z. b
Reading Footprint XML
$ w4 U) u- q# e4 w; u: s" i( kCreating padstacks
! t2 N8 O! [2 p+ GStarting new design...: ]; Q$ e( G* t( F7 Y. p J: j( r
PeRForming DRC...% Q: e4 J8 I5 H/ E, @
Multithreaded DRC update (8 threads).5 F3 {) {5 g/ n* H' W
No DRC errors detected.# r1 j0 v) j; `" T1 v; H
Performing a partial design check before saving.
6 c% A: X! Z8 H* WWriting design to disk.& b0 {% ]0 o K; r) g
'r215_300.pad' saved to disk.6 q/ n$ f$ t3 n* R% @- i) {1 \7 s
Opening Design "RESMELF7028N.dra"! F0 K: d4 K |( \# J i5 @- K
W- (SPMHUT-48): Scaled value has been rounded off.
/ b3 f$ J% G7 d* T3 @Starting new design...
% C0 i5 @1 X5 X) M; j1 n# |Creating Shapes on Package layers c: Q; R0 x0 j, l! O+ I6 Z
Creating Pins
/ _* I8 }* l- J( b8 ~ JCreating Vias6 `- L, E. W9 Z, x
Symbol Created1 D% g) q' E3 d1 w$ O7 y& Y u
Creating package symbol 'E:/cadence/RESMELF7028N/RESMELF7028N_Allegro/resmelf7028n.psm'.
% P; V7 z+ |& @3 D; TStarting Create symbol...
3 ^9 C$ _4 j0 p! Q f/ c/ Tcreate_sym completed successfully, use Viewlog to review the log file.
% g7 F% o0 B1 L$ vcreate_sym completed successfully, use Viewlog to review the log file.
! {- j2 j6 m" p5 ?1 D0 C( j2 ySymbol 'E:/Cadence/RESMELF7028N/RESMELF7028N_Allegro/resmelf7028n.psm' created.$ O* Z- M4 S1 a# t. ?' A
Loading cmds.cxt 9 ^+ ]$ q% Z6 C7 e( v
Loading skillExt.cxt
, T- w9 p/ ]( ^E- (SPMHA1-161): Cannot open the design database file ... run standalone dbdoctor on the file.
8 h3 }' P$ C4 ] z- GPerforming a partial design check before saving.8 @% }3 ?* B& a, D6 Y' E4 F
Writing design to disk.
) J9 H+ ^% ~9 f4 y) e'RESMELF7028N.dra' saved to disk.& D! M7 J5 }$ G6 _
Opening existing design...0 x/ z+ @+ q. y+ t; f! V, z
Symbol Saved
( K4 t y+ F. X5 F* X1 v! pt. r: M# [3 b6 ~( _
Command >
* M6 F3 C* Y" a8 j- j 电脑没有安装skill,allegro用的是17.2,OrCAD Library Builder用的是老吴网站提供的最新版。问题出现后,在allegro中设置了路径,还是问题依旧存在
& T( \/ E2 k$ S0 k |
|