找回密码
 注册
关于网站域名变更的通知
查看: 1758|回复: 5
打印 上一主题 下一主题

ForwardAnnotation.txt 哪里有错误

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2011-5-5 22:21 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
本帖最后由 mentor. 于 2011-5-5 23:15 编辑
' a1 C' ^5 h7 O( G9 X" D
, Q5 Q5 l% u: y3 N8 L, t         Forward Annotation0 p" j1 s  w5 x2 H! [5 Q' ?
                               ------------------0 p! ^8 p5 v& J. x4 M# x
                         10:19 PM Thursday, May 05, 2011
8 W" w% ?, r9 n                Job Name: C:\WDIR\MyPrj\NIOS\NIOSii\PCB\NIOS.pcb1 x+ d3 |, q, B

' a/ @, A. M1 b* o5 SVersion:  01.01.00
6 r8 ?, v5 _. C) O3 Z% b1 n! o     The PDBs listed in the project file will be searched to satisfy the parts
3 L7 \4 @" E0 W! L6 |% G, r      requirements of the iCDB only for parts not already found in the
% ~7 l! M5 o) V      Target PDB.
% D! m+ K! E! }; U, ?* u; S     The schematic source is a Common Data Base.5 P; h* O' M) `( Q
     The AllowAlphaRefDes status indicates that reference
5 o0 f+ R2 G, Q# Q  Z8 h      designators containing all alpha characters should be deleted
7 i+ h. r7 W. E1 L2 m& K      and the relevant symbols repackaged.
& l# T( `2 ?2 r: n: `" B1 T/ M  X- B& |) Y9 l0 O
     Common Data Base has been read
  Q" s4 Q0 t3 D& c9 n  E     Target PDB Name: Work\Layout_Temp\PartsDB.pdb8 w) j$ P3 B! B7 t) A. [2 I
     Number of Part Numbers: 200 \4 d& u- a7 u" J  E
          Part Numb: AMS1117 -> Vend Part: AMS1117 * P2 ?# ?' U. B  Z9 W% Q
          Part Numb: Cap220UF -> Vend Part: Cap220UF ! i$ t; S6 I2 m2 U6 y1 K
          Part Numb: Cap0805 -> Vend Part: Cap0805
0 ^& ]* y* j$ f' P% ~9 g+ m          Part Numb: Cap1210 -> Vend Part: Cap1210 7 h1 R& d! W: c& ]) C4 [
          Part Numb: Cry_50M -> Vend Part: Cry_50M 0 I! U" [- p* |. `/ v6 {& B
          Part Numb: DC_POWER -> Vend Part: DC_POWER ) h/ y+ m3 j4 K
          Part Numb: EPCS4SI8 -> Vend Part: EPCS4SI8
0 O$ p1 y. t: i5 V          Part Numb: EP2C8Q208 -> Vend Part: EP2C8Q208
; s: `/ s7 m4 O4 j          Part Numb: FB -> Vend Part: FB
# M9 r' z( |' U9 G, z7 V, ^          Part Numb: Header10 -> Vend Part: Header10
4 f3 z) v3 E  D          Part Numb: Header25x2 -> Vend Part: Header25x2 7 j; s5 Z% ~4 _1 r% {
          Part Numb: IS61LV25616AL -> Vend Part: IS61LV25616AL 9 I" q& q/ k1 ^! K
          Part Numb: JS28F320J3D -> Vend Part: JS28F320J3D ) O4 ^- z( @7 Z( D2 K! b
          Part Numb: K4S281632K -> Vend Part: K4S281632K : i1 K  [7 ?0 X- k# p
          Part Numb: LED -> Vend Part: LED
5 _2 \$ ~- v2 G# i4 a" B# o          Part Numb: Res0805 -> Vend Part: Res0805 + H) x* `/ d: s. @" C3 @
          Part Numb: SMB -> Vend Part: SMB
- P5 m# q) a5 f: |; i' m          Part Numb: SW -> Vend Part: SW ; f# _; g: g- v" Q7 _0 x
          Part Numb: SW_90 -> Vend Part: SW_90
) ~5 L5 [, j: t8 y          Part Numb: SW4 -> Vend Part: SW4
* \! D9 W- |7 i7 o# ^# l0 I& o" l     Number of Part Names: 0
+ n' [1 b% b* R) X/ \0 S% l     Number of Part Labels: 0
$ p0 S( C* z/ s0 r" ]! w) K/ m2 t# |0 \' G" w! Q

该用户从未签到

2#
 楼主| 发表于 2011-5-5 22:22 | 只看该作者
Checking for value differences between symbol properties and PartsDB properties
  v& F$ m2 @! g+ M$ |' @
8 \& R7 c1 z7 s3 b. e: q) |     Checking the validity of the packaging of prepackaged schematic, r3 A( _# h; }& ]2 ~" H& M
      symbols.  Only the first error in symbols having the same
4 n0 v' E% D+ u/ b. l9 c7 i      Reference Designator will be reported.
& V, z$ v8 ]0 B/ X
2 B  C* H; r6 B/ |5 ~3 A& l; q     The packaging of all prepackaged schematic symbols is consistent2 i6 R& [7 H# W4 _
      with the Parts DataBase data for the cross mapping of
- o6 e2 K  _9 T4 x# M6 K      symbol pin names to Part Number pin numbers.& G; o# |% Q* J
      Symbols that were not prepackaged will now be packaged correctly.
; ^. [; Y: J' H( Y+ Q, W      
* R# j6 P, M; b9 i& F     No errors in Existing Schematic Packaging.3 G. z9 X2 a! |; p6 |, c

/ j3 A- _% w: K/ L     The Common DataBase has been read and will be packaged.; S- x" {/ E  ?" _( U/ M
     Clustering 109 Symbols:
3 l+ c; P" F1 L/ M- }1 M2 x% f- T             109  ********: a  D% X, c4 c1 w7 I9 C" A
             100  **************************************************" Y. _2 l0 t. J) \. |
              50  **************************************************
3 {# o) L( r2 P9 }; L4 ~& P4 {     Clustering is Complete! o5 Z4 H* Z) Q5 E2 P

" ~% A# t$ T( M9 A     Packager Assignments successfully completed
6 N* k* A' C6 L

该用户从未签到

3#
 楼主| 发表于 2011-5-5 22:23 | 只看该作者
187 nets were found containing 676 pins
# w8 J; m$ z; f3 _  @8 L     101 components were found/ X' l" e( Y) Z* D4 _# m

5 h$ ~% J8 w/ K+ ]2 @     WARNING:  Cell  could not be found in the CellDB for
- v* S5 ]) n* b/ P1 {+ |' q      Part Number K4S281632K.
. T! C+ h1 ^" a& a6 {8 E  z
7 w% {3 F8 ]; B3 G: i$ K     WARNING:  Cell  could not be found in the CellDB for
# V" o, N% C9 S& o! y      Part Number IS61LV25616AL.) d& b5 E& I2 a" f
2 F% }! c3 }1 r3 z! v% l
     2 Pin application warnings found as noted above.4 B( }- R; D7 P. [8 t

( K/ `! n# x" f8 l     Creating a formatted Schematic Netlist (LogFiles\SchematicNetlist.txt)...
4 }$ {& \6 E; D7 d     A formatted Schematic Netlist has been created.
7 H# H0 b9 _7 f
8 I, i' t3 E, m- ~4 P# v+ j2 U     The Logic DataBase has been compiled from the Schematic Design.
5 h( Y. c! l' q: \. }# J* Z8 ]      Use Netload to bring the Component Design into sync.9 l& X% T; E1 t2 G7 B; }3 a1 ~

9 P# p! y4 P, q     This Logic Data was Compiled with 2 warnings.# t/ L& p; E8 g) o- I! C( |$ j7 ]
      Erroneous results may occur if not fixed.8 J# U2 p) R  Z  t7 U8 o

. K0 s: P+ s# `7 H8 D4 f$ L                                     NetLoad
$ a3 y) M$ T. _                                     -------' Y% j4 U7 ^! W3 ~

1 g# }$ n2 q5 ~) ^3 B                         10:19 PM Thursday, May 05, 2011
8 P6 g4 N% g; z9 v% L: a                Job Name: C:\WDIR\MyPrj\NIOS\NIOSii\PCB\NIOS.pcb4 b' G; T2 J7 U# Q1 ]

$ U  ]9 o" d  Z7 \. j3 m" e1 p6 f: E, b, Z
Version:  02.11.12
  z& w+ {2 d; K2 g0 G2 b
4 e* ?4 d+ m2 _, D( v' d9 c        Netloading the Layout.  Unused components will be changed to spares.
* Q. x# D8 }  r  c- r5 [& ?( ~% h" B
        Unconnected pins will be set to net "(Net0)".
* ]4 Z& b1 E0 B
& O5 p* f! P; F0 m# |/ |7 T" R        Schematic reference designator changes will be forward annotated.
7 r: X4 l5 \4 Y4 L
. x/ o9 e- H+ A9 ^5 _& H' Y" n# W, Y) M/ H6 ?; j/ w2 d
     "C17" is being converted from a spare to a "Cap0805" part.: X. }; U) n: U, q8 s! O' Z8 D% a

% N: K' O* T' a     Netload completed successfully with 0 warning(s).
8 ?0 J1 `2 O% C; c" p     " D* u, u( P* Z, d
     Back Annotating...$ O5 o5 X7 B) _1 J+ q2 K
) h8 N+ j, `% c5 p# C) T  {
  Updating Logic Database...
" D! i/ \+ a+ j' m6 L6 y2 {
. V+ z! R/ S. U# t  r     Version:  99.00.05
/ g0 b8 {' w% y* U0 O4 C
9 f& ^( e- \  x, l     No changes made to Existing Schematic Packaging.
) \+ S7 x/ \$ v4 W) |) D
, N* S- c& o, A. d& y
- N: P  S! {3 ~# [1 ?, g  T; V     There is no symbol data to be back annotated to the schematic source.

该用户从未签到

4#
 楼主| 发表于 2011-5-5 22:24 | 只看该作者
  The Logic DataBase has been updated and the Common DataBase has  o3 O- G1 a8 k8 ~# G6 J1 F; y: d- h
      automatically been brought into sync with the Logic DataBase.+ Z6 Q. W+ \3 k8 e0 q4 J" _3 |/ `
      Please proceed with your design.3 f! R9 |: U6 j; c- P5 h) I
* Z' j; P, o% O" E
     Finished updating the Logic Database.
$ p9 ~5 d' l# X6 N1 v  g/ x& |! c2 }- W% N2 ~  s- A, \
     Creating a formatted Schematic Netlist (LogFiles\AfterBakAnnoNetlist.txt)...
, p* K- o7 L& y, M5 t0 j4 d     A formatted Schematic Netlist has been created." ?2 i+ r" v$ E! c8 Y

7 B& ~2 X  C1 O0 ^! u) U: _% M. L) w     Creating a new netlist text file (LogFiles\KeyinNetList.txt)
9 c0 ~0 f5 _+ y$ A      from the Logic Database (Work\Layout_Temp\LogicDB.lgc)...; E- B+ T0 h, k3 d1 `+ i% u9 k
  A new netlist text file has been generated.! M' J4 C* X$ l" P; j

$ X! j9 R( n7 z6 p6 ~+ b2 M+ d2 m2 }: M) w0 D0 }

8 O; j8 d/ Q# x. e$ A7 V. ]' l                 Beginning Netload on the Layout Design.
1 ?( u. c  P/ @. S           ---------------------------------------------------
- D& W6 a, Y$ r& K4 g8 }* o5 R
8 I# R' U* c0 xForward-Annotation on the Layout Design has been successfully completed.
! z, G. ]( O) P7 E3 N8 [; T3 V6 C
9 [6 _$ x( J4 d, k) gThere were 0 reassignments of nets.6 ?" Q) ~3 ^; N( t/ G
There were 0 traces broken back.' K' O5 }+ y/ f7 b7 s
There were 0 nets removed from the Layout Design.

该用户从未签到

5#
 楼主| 发表于 2011-5-5 22:28 | 只看该作者
这是一个forward 的log, 是什么原因不能Foreard 呢?

该用户从未签到

6#
发表于 2011-5-6 17:42 | 只看该作者
  WARNING:  Cell  could not be found in the CellDB for& R3 r# E( ?1 f, r" B$ n/ C
      Part Number K4S281632K.
. a; y" i, Q3 t$ B  u- _6 ~; Q) i7 @9 ^: i0 S, c* c" s5 }3 O. \5 x7 K1 T" S- Z4 F
     WARNING:  Cell  could not be found in the CellDB for6 ^+ {. Z. ~+ T
; t# U- X  @9 r, u7 _) m      Part Number IS61LV25616AL.
# c' W$ p! O; f: q: p这2个元件是不是在原理图里面更改了part number。导致LIB中不能调入?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

EDA365公众号

关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

GMT+8, 2025-8-23 21:33 , Processed in 0.156250 second(s), 24 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表