|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
看了于博士的视频,想把某一页的原件快速放到pcb上,添加page 参数,设置page参数,按照视频上的 ,设置输出网表参数。. x, H7 O, \5 }* t$ n, a. V
出错了。
' f- ?/ n0 l0 s% ]3 H, ` 以前能够正常输出网表。 那个大侠能帮忙啊: Y+ B3 i$ [# l3 d8 m X
session log的内容如下:- x2 Q) h6 a% z
Design Name: v: R' D- g1 @% h% V+ w
G:\lianxi\DSP\dsp.dsn- a$ e% ~* f& J: \1 ]- D+ m% w# h
Netlist Directory:
4 d& w* B8 `/ ~/ ?( d1 UG:\LIANXI\DSP\allegro_PAGE* A( t8 j9 z( \1 j& u! n
Configuration File:
; H! y1 K O7 rD:\cadence\SPB_16.3\tools\capture\allegro.cfg
5 p- _' c$ R) x9 N6 r [/ i7 |
' [$ n2 z6 r0 |" N mSpawning... "D:\Cadence\SPB_16.3\tools\capture\pstswp.exe" -pst -d "G:\lianxi\dsp\dsp.dsn" -n "G:\LIANXI\DSP\ALLEGRO_PAGE" -c "D:\Cadence\SPB_16.3\tools\capture\allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint"
1 h& f7 v k3 g#1 Warning [ALG0051] Pin "GND" is renamed to "GND#1" as visible power pin of same name already exists in Package AUDIO_RJ , J6: SCHEMATIC1, OPA_BUF (360.68, 53.34).
# i; R9 ]4 _9 H- M" F# ^5 F" C7 _#2 Warning [ALG0051] Pin "GND" is renamed to "GND#6" as visible power pin of same name already exists in Package AUDIO_RJ , J6: SCHEMATIC1, OPA_BUF (360.68, 53.34).
" K$ \3 \: f, G#3 Warning [ALG0016] Part Name "SW PUSHBUTTON-DPST_RESET_DSP-RESET" is renamed to "SW PUSHBUTTON-DPST_RESET_DSP-RE"./ C- d& V# F9 M+ M3 f% J7 E3 n
#4 Warning [ALG0016] Part Name "TMS320C6713GDP_BGA272DSP_TMS320C6713GDP" is renamed to "TMS320C6713GDP_BGA272DSP_TMS320".
8 J- z5 F) a7 j( m( |6 W#5 Error [ALG0013] Conflicting values of following Component Instance properties found on different sections of U6.$ r2 ]) X8 u7 p" f
PAGE
! `: X, P T" e7 G#6 Error [ALG0013] Conflicting values of following Component Instance properties found on different sections of U6.
/ |& T- x% c* _' Z' i/ n& c9 w PAGE4 X6 ]* g. R) k7 [6 R0 C7 b2 [# Q
#7 Aborting Netlisting... Please correct the above errors and retry.
; h+ G( b' d: l7 S$ ^" ^$ w, z+ V8 ]; s% {7 w* q5 _2 R( p# k, c- g4 O
Exiting... "D:\Cadence\SPB_16.3\tools\capture\pstswp.exe" -pst -d "G:\lianxi\dsp\dsp.dsn" -n "G:\LIANXI\DSP\ALLEGRO_PAGE" -c "D:\Cadence\SPB_16.3\tools\capture\allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint"
; }6 U! v/ k& ~4 d5 ^( J4 v9 H- [7 F7 e, t1 W0 G
( \6 j; T6 }1 I*** Done ***! H8 G* k$ @) m8 |5 L
|
|