|
|
--------------------------------------------------" D& q" Y/ }1 k! q! y ?
Checking Schematic: FPGA) N U( p' H7 ^$ S: R
--------------------------------------------------/ e4 o# ?9 |0 p( }6 W, d% {$ n4 G
Checking Electrical Rules
" t6 U- K; W# e0 x& i8 U" s2 }. i+ V9 A# J# w
WARNING [DRC0004] Possible pin type conflict U1,IO_VB6N1_V21 Bidirectional Connected to Output Port: FPGA, PAGE-A1 DR FPGA END (4.90, 2.20) 8 x1 L2 z) e8 j1 `. o
WARNING [DRC0004] Possible pin type conflict U1,IO_VB7N0_AA19 Bidirectional Connected to Output Port: FPGA, PAGE-A1 DR FPGA END (5.00, 4.80) & k7 m h* m8 @. M# D1 g6 K
WARNING [DRC0004] Possible pin type conflictWARNING [DRC0004] Possible pin type conflict U1,IO_VB7N0_W15 Bidirectional Connected to Output Port: FPGA, PAGE-A1 DR FPGA END (2.50, 5.30) U1,IO_VB7N0_Y14 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (2.50, 5.50)
! n( `/ C( F. o# H) @; X5 B. QWARNING [DRC0004] Possible pin type conflict U1,IO_VB6N1_V20 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (4.90, 2.10) 0 X+ Z$ T* @4 U8 P# e; a
WARNING [DRC0004] Possible pin type conflict U1,IO_VB6N1_V22 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (4.90, 2.30)
- [' F. ?% g( `WARNING [DRC0004] Possible pin type conflict U1,IO_VB6N1_W22 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (4.90, 2.70)
0 R- H9 g+ H: K- o" j" C/ `WARNING [DRC0004] Possible pin type conflict U1,IO_VB7N0_W16 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (2.50, 5.40)
9 k2 |, B/ Y" }# L! h0 n: ^WARNING [DRC0004] Possible pin type conflict U1,IO_VB7N0_AB18 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (5.00, 5.60)
- ~8 J# k$ b1 R/ eWARNING [DRC0004] Possible pin type conflict U1,IO_VB7N0_Y17 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (2.50, 5.60) % `) h U$ _3 i. Z$ ^7 l/ k
WARNING [DRC0004] Possible pin type conflict U1,IO_VB6N1_Y21 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (4.90, 3.10) ! Y* E% g" I# ], L2 ^% ], a
WARNING [DRC0004] Possible pin type conflict U1,IO_VB6N1_Y22 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (4.90, 3.20) + s! P: x* }1 z8 [, ~$ ~0 |; I
WARNING [DRC0004] Possible pin type conflict U1,IO_VB7N0_AA18 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (5.00, 4.70) 6 D3 l3 C6 K5 ?" b; w; P
WARNING [DRC0004] Possible pin type conflict U1,IO_VB6N1_W21 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (4.90, 2.60)
' Z* F3 j" K$ Q, |& X: s6 gWARNING [DRC0004] Possible pin type conflict U1,IO_VB7N0_AB19 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (5.00, 5.70) 0 x1 ]! j& a( d) L5 B: e' }
WARNING [DRC0004] Possible pin type conflict U1,IO_VB6N1_R17 Bidirectional Connected to Output Port: FPGA, PAGE-A1:DDR FPGA END (4.90, 1.70) 3 ?$ o! L6 F* B* h5 u. D5 v
|
|