|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
Class: DRC ERROR CLASS
/ H% ~* o( ?1 C* ?( ]' Z8 E9 } Subclass: GND
0 r4 d: I8 t* d( ~3 s- ~; H Origin xy: (14084.40 9974.80): D i) O* T1 j$ k2 X q
Constraint: Shape to Thru Via Spacing
5 c, u2 S [( I" O Constraint Set: DEFAULT
3 G- Y: R# L" t5 r0 m8 a1 ]- D Constraint Type: NET SPACING CONSTRAINTS
% n$ t5 u% v+ R1 v- N
. L1 z# h3 G6 G, |7 q- \! \" ? Constraint value: 5 MIL
C; Z2 x' X) n! I7 U# f Actual value: 0 MIL
+ Q! |" z2 H5 e& ~( d$ m/ m9 V, g3 g
: f7 l) @' ^& d2 Q V2 d ^ - - - - - - - - - - - - - - - - - - - -
$ E& K7 B1 x) f7 e/ o+ b Element type: VIA
( L0 k* X4 V- k Class: VIA CLASS
0 q: y& G! |1 v& l# D) L. Q5 A8 q3 ?! J. L& N9 A V4 r
origin-xy: (14084.40 9974.80)
% L+ W+ E5 g1 y4 u. X4 W" e) z5 b" g; @4 K
part of net name: IO_GND& Z4 E1 t+ L% }- h
! z. d/ C9 }- Q7 V; t' c
Connected lines: 1 ( TOP )3 f8 i4 I3 v# X' q
Connected shapes: 1 ( VCC )5 R: S! x. Y. [0 b+ ]; u) V @0 t
5 _) r, t" X& V
padstack name: VIA18D10
) e- U& L( i- D
3 v& O6 e" k$ \0 ^' m padstack defined from TOP to BOTTOM
, E1 p2 p1 K6 X3 j rotation: 0.000 degrees8 U# d# q! M! O# t. S5 c5 m
via is not mirrored
4 t ~5 s( ^5 B$ } \3 r请帮忙看一下,这个DRC 问题怎么解决,我是新手,谢谢。 |
|