|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
pads XV2.7自带的转换工具allegro Designs Translator 转换报错。
! k% G. S7 F# M+ J# C求大神指点！（主要是不想装cadence)
4 r. L/ Q1 E4 Y
3 } l0 K) f+ h- `4 w" {报错文本如下：
7 M. G# j1 U9 e, n- |, n3 ] f* i0 h* m+ q/ a* a. \
Allegro(R) to PADS Layout Translator (Version VX.2.7) 07/04/23 18:24:53Restricted Copyright Siemens 2020. All Rights Reserved
; n+ k4 y0 U2 j. O" d& Z& ]1 l0 Z9 o, M, ^. D1 u& E" T) i
------------------------------------------------------------
* Q2 m# \. p. X0 [Input folder: C:\Users\123\Desktop\IO-TVM-ZYH-003\IO-TVM-ZYH-003\PCB\IO-TVM-ZYH-003.brd0 F" T" K) A1 ^" s6 N
Output folder: C:\Users\123\Desktop\
2 Y: V4 D2 j7 X9 J7 k6 k! E
+ _# q' t& v9 G[I] Preparing data...$ s$ G5 _) e& L7 Z6 e& T
[F] Allegro design is not prepared for translation. Stopping. Please see Migrating Cadence Allegro Designs for data preparation in Allegro to PADS Layout Translator User's Guide.$ g U. a. Q3 `& T" K5 U, M$ |8 L1 @
{* C" y8 j( D$ H9 }* G
- r) b. H8 P8 U9 Z- M! ^8 Q
; p2 f# L. r1 [/ Z$ q, } |' u9 V6 n$ B9 u" {( C
0 I, f8 e; t2 d" _# u
|
|
/1 
发表于 2023-7-4 18:29
收藏
淘帖
支持！
反对！
楼主
