|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
pads XV2.7自带的转换工具allegro Designs Translator 转换报错。6 L/ _# {7 Y5 E; x
求大神指点！（主要是不想装cadence)3 F( `) c% f- e$ q0 u& ?+ f$ K! @
0 u% x+ `$ f2 ]( U" o9 p报错文本如下：
* I- t. ?& d8 K
( S% A- o1 ]8 }+ ~" }) N7 JAllegro(R) to PADS Layout Translator (Version VX.2.7) 07/04/23 18:24:53Restricted Copyright Siemens 2020. All Rights Reserved6 O7 @& n8 h8 D
: g0 j W- n8 z8 P% @
------------------------------------------------------------
* P' J% ~. h4 J1 }- UInput folder: C:\Users\123\Desktop\IO-TVM-ZYH-003\IO-TVM-ZYH-003\PCB\IO-TVM-ZYH-003.brd4 b( L0 R. P. Q2 B
Output folder: C:\Users\123\Desktop\9 F6 |" M8 ~" X$ Q
8 @3 P" k$ W) H; j/ o# N[I] Preparing data...
1 o4 Y8 W* Y6 e4 O$ d2 ~) G2 P5 s[F] Allegro design is not prepared for translation. Stopping. Please see Migrating Cadence Allegro Designs for data preparation in Allegro to PADS Layout Translator User's Guide.( Y. N9 N4 n5 T$ o( v- i! \
, d5 A; g" x1 G/ X. ~6 G
) i' `2 O, z) {% @; B' y/ Q$ L1 q/ t" D1 A0 o2 [0 q1 W
& P, j# s+ D! l
% g" ^- Z3 j, F+ z/ _* n |
|
/1 
发表于 2023-7-4 18:29
收藏
淘帖
支持！
反对！
楼主
