|
Hotfix中只需要安装最新的版本即可。
9 L( o: L$ ^5 |2 sHotfix024对以下项目做了修正: O/ K6 | Z6 B( w. ]! M9 ~, k0 [
DATE: 06-20-2012 HOTFIX VERSION: 0240 O! Q4 |3 ^' _0 k/ ^+ B' ?0 R- W! I
===================================================================================================================================7 f5 k7 S8 s5 P5 x, S( o4 k& u
CCRID PRODUCT PRODUCTLEVEL2 TITLE
2 e1 Z# P5 H/ g; ?+ ]===================================================================================================================================6 P& \/ N7 D& Q/ @- |
982824 ALLEGRO_EDITOR OTHER Import placement fails with a zero length log file.2 c$ L: N6 W/ V+ y; A/ ?
1006437 SIP_LAYOUT BGA_EDITOR SCM not loading the die if dies refdes and LFnames are changed
! g b5 X1 a# \) Q1011040 FSP PROCESS Feature to avoid connectivity between fixed voltage Output and variable voltage Input6 X/ R; D0 e! T/ I
1012985 ALLEGRO_EDITOR DATABASE Allegro crashes multiple times a day, U5 S6 m4 G1 N$ M% }9 H \+ M1 y
1013644 ALLEGRO_EDITOR SHAPE Sliding trace with oops creates a duplicate shape islands
' E" S2 \3 x4 p: g& i% e1 V2 X1014351 ALLEGRO_EDITOR OTHER Whenever we open a file (brd, dra) in PCB Editor with an OrCAD PCB Designer license,we get a warning SPMH0D-34
% f7 D) T. D7 B$ F- ]: B7 w1014893 CONSTRAINT_MGR OTHER With CM open layout is extremely slow and Allegro crashes very frequently
. t% q" o% C2 w& w7 A1015210 ALLEGRO_EDITOR DRC_CONSTR Deleting Via from an array casues DRC errors
' r @8 k A: e1016546 CONCEPT_HDL CONSTRAINT_MGR Wrong value of NET_PYSICAL _SPACING_TYPE in Attribute form
9 m; O5 V) Z# u- [6 d) ?! a1016932 RF_PCB DISCRETE_LIBX_2A Incorrect Symbol Pin Numbers after import into ADS! _ B" d+ d( @) U6 l
1017332 APD VIA_STRUCTURE Refreshing Via Structures results in shorting to power plane.& B p) M- z; L' p( v9 A
1017931 ALLEGRO_EDITOR OTHER IPF import fails with error-IPF error : Illegal pen number
( o0 D5 f. u6 u1018413 F2B PACKAGERXL Export Physical producing different results depending on how it is launched
, x9 T2 Q) v1 {1018435 APD OTHER Oblong pads in Sip are not displayed correctly in the Stream_out .sf file.
8 z: s5 Z6 e. Z- u+ O* b2 r1018936 ALLEGRO_EDITOR OTHER unexpexted DRC eror
9 w$ A% s" N; V- S. ]1018978 ALLEGRO_EDITOR DRC_CONSTR Update DRC changes DRC without any change in design
6 M; y0 a! c! s! I7 W+ O1019303 CONCEPT_HDL INFRA DEHDL custom outport displays error- @! d5 F3 X$ X; b3 s' [
1019913 ALLEGRO_EDITOR DATABASE BUG:Bottom pins are also shown in DXF export" ^+ `0 a& C& g% b( L
1019955 ALLEGRO_EDITOR SKILL axlRegionCreate and axlRegionAdd do not work in a symbol file.( U* p# J& U/ |5 ?" n+ E- j
1020749 ALLEGRO_EDITOR DATABASE 16.2 Parts not updating when opened in a 16.5 database
3 t- X% F- k8 P4 N7 w- d1020780 APD COLOR APD crash on assigning color to net using Color192
$ t% D" t1 C+ ~- N; t \1021033 CONCEPT_HDL CONSTRAINT_MGR Cleared ecsets in 16.3 reappears as mapping errors without ecset names after uprev to 16.5 |
|