|
|
我的版本是16.01. g5 v6 o0 U; x9 Z8 t+ q& }0 v% ~
按你的做法我的report是:
* n* c, F# @" [& g$ K2 ~
' o$ @) C8 c! }Date Fri Jul 18 15:59:20 2008
* H( J2 u. w6 ?' _Drawing Statistics:# ^8 ]* X8 G) k! _( p: z+ X3 j- {
Drawing Extents XL(-2200.0) YL(-2400.0) XU(14800.0) YU(8600.0)
2 v0 Z1 C9 b' D" u" mDimensions in mils with 1 decimal places' H9 P; m2 k7 X* j9 f4 o
Package Symbols: Total(83) Mirrored(9) Pins(838)% M; }8 \+ `& S( g2 V0 i! w
Mechanical Symbols: Total(1) Mirrored(0) Pins(3)- U5 l0 [) i6 d/ c3 o
Format Symbols: Total(2)5 p# H0 G8 p6 ^3 G- I7 {
DRC State: OUT OF DATE
4 t+ j$ T. e5 j: @" m" i( sDRC Errors: 3
y1 F) q, z$ R" k" pWaived DRC: 0
7 T. D$ b8 w/ k/ P/ s. h9 uPadstack Definitions: 13
7 {- q$ b. G1 A$ R& C, O2 p0 R$ kFunctions: Assigned(86) Unassigned(0) Total(86)- C1 c: S6 r( p3 v4 } O9 g
$ r0 }1 \3 f% v3 H, d8 o
Layout Statistics:
4 h$ K# Q! X; JComponents: Placed(83) Unplaced(0) Total(83)+ T$ H: T7 u2 M6 e% a
Nets: W/Rats(182) No/Rats(0) Total(182)
; h' o( p+ k" Q' GPins: W/Rats(774) No/Rats(0) Unused(62) Unplaced(0) Total(836)
7 f' L$ J/ T) ?% s9 ZEquivalent ICs (1 pin = 1/14 EIC): 59
" C2 I0 a7 V! ?! U. D! O4 X$ C% [RatTs: 0
% S- [: D+ o }& Q7 ]Router Keepin (in): (-0.9500,-0.1500) by (3.9000,4.2500)" P9 y0 ?& {: y/ Z; b4 ]- Z
Layout area (sq in): 21.004 i, d0 s' C# ?" P. d
Layout density (sq in/EIC): 0.356
0 Q( {9 g6 a; D6 SPin density (Pins/sq in): 39.812: U) Z: j, e, U4 g& h* P5 p/ r. m
Double-sided layout area (sq in): 42.00
O7 F! i( S0 A; U. P* p( |: EDouble-sided layout density (sq in/EIC): 0.178
/ H$ K: A4 C, v/ x O: KDouble-sided pin density (Pins/sq in): 19.906" h1 G& Q7 [2 m/ ]
Average ratlength (in): 0.76 K' s' R- {5 a% [( N4 K* k
Rat density (in/sq in): 17.441% W# W1 C7 s7 i- S
Double-sided rat density (in/sq in): 8.721! L" ^. Z1 ^1 l8 Q- `* s& O
6 q$ e* M3 V8 [) p& t5 M! f# {
Connection Statistics:+ h8 V1 K/ k/ o# x% o; ~
Connections: W/Rats(592) No/Rats(0) Total(592)
- n# t& m5 {, j& w. g H0 IAlready Connected: W/Rats(427) No/Rats(0) Total(427)1 f- h/ b* t# |: Z: H+ K
Missing Connections: W/Rats(165) No/Rats(0) Total(165)
$ g- ]8 a; l2 ]( e9 aDangling Connections (See logfile): 2
( m/ {' w" q! x5 o, kConnection Completion: W/Rats(72.13%) No/Rats(0.00%) Total(72.13%) , z" ~0 Q5 m9 H/ E+ u* G" g# k
Manh Distance (inches): 366.2! R3 R) U& J$ \8 `/ `. {
Etch Length (inches): W/Rats(449.45) No/Rats(0.00) Total(449.45)
% P" \! P& w) Y6 x y( D! H. qNumber of Vias: W/Rats(434) No/Rats(0) Total(434)' |( z$ z8 F8 Q: f3 [1 C. }
Vias per Connection: W/Rats(1.02) No/Rats(0.00)Total(1.02)8 j; Y+ S+ H7 t ?% n
SMD pins with attached clines: 6433 c( X5 A1 v5 [* U u/ b d
, |* X! \9 G& f4 h/ ]5 Z$ I
Etch Statistics:0 E* Z i! ~0 n6 t
; W3 K! |$ O, U" R
7 [5 H6 I2 t$ R' R: T| Layer | Clines/Carcs | Shapes(voids) | Rectangles | Lines/Arcs | Text | | TOP | 762 | 0(0) | 0 | 0 | 0 | | GND | 0 | 0(0) | 0 | 0 | 0 | | VCC | 0 | 0(0) | 0 | 0 | 0 | | BOTTOM | 210 | 0(0) | 0 | 0 | 0 |
6 J( ?5 h0 D9 |6 i( b; v5 F6 Z
7 @' I. P8 u4 _' ^3 A
[ 本帖最后由 yuwenwen 于 2008-7-18 16:03 编辑 ] |
|
/1 
发表于 2008-7-18 15:26
如题
收藏
淘帖
支持！
反对！
楼主