Cadence SPB 16.5及最新Hotfix下载地址（Hotfix更新至033）

hzqydq

cadence最新版软件SPB 16.5及其Hotfix下载链接如下：
& `  B& C0 Z- \& g) W9 v3 V( D8 Ahttp://dl.vmall.com/c0t5v9lbyp
Hotfix中只需要安装最新的版本即可。

Hotfix033对以下项目做了修正：
DATE: 10-31-2012   HOTFIX VERSION: 033
===================================================================================================================================
' T; o3 g& B3 ]. m  h1 y7 yCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
103395  COBALT-COMPILE COMPILE          et3compile fails if compile for 3 boards in 32bit mode
7 x* X8 b4 c* `! p% e715653  Pspice         MODELEDITOR      Change in pin number assignment with model import for capture symbol
745682  concept_HDL    CORE             Attributes window requires resizing each time DEHDL is launched
825846  CONCEPT_HDL    CORE             The module_order.dat file gets corrupted
846658  CONCEPT_HDL    CORE             About Change the NOTE with DE-HDL
( A0 C+ g) X7 H" r, M0 v938977  CONCEPT_HDL    CORE             Properties attached to standard/DRAWING symbol does not propagate to parts placed in the schematic
/ Y& _2 C# ?0 P8 c, d6 ]1 Y942044  CONCEPT_HDL    CORE             ConceptHDL crashes while opening the AMS project
946640  CONCEPT_HDL    CORE             Import Design should inherit module order defined in the imported block
1 Z0 m  r5 T4 L% o9 p968646  allegro_EDITOR EDIT_ETCH        The Cline to Pad spacing not followed for Multidrill pad it is more then minimum spacing
, w% n5 D5 m; R& o969535  CONSTRAINT_MGR SCM              ASA retains information in the DCF file for parts/blocks that have been deleted and this causes problems.
976723  ADW            MODEL_MANAGEMENT SI DML Model has to be provided the Auto Generate function for discrete components on DBeditor
981767  SCM            UI               Add series termination in ASA will crash if both output and input pins are selected.
2 g# k& T( F) N" L1 ]3 W, j7 e- M- y988355  PCB_LIBRARIAN  CORE             PDV moving line-dot pinshapes left to right or visa versa places pintext wrongly
9 J; _( ^6 T4 Y& h% M# @  }9 A988438  CONCEPT_HDL    CORE             Visible constraint disrupts MOVE command
- x1 f% z; ]. n6 c9 W; {" J993562  CONCEPT_HDL    INFRA            After upreving the design save hierarchy is leading to WARNING(SPCOCD-34).
& P2 ?! L% I" h7 C  o996577  SPECCTRA       ROUTE            Specctra not routing NET_SHORT connections
997992  CONCEPT_HDL    CORE             Why are Page Numbers not enumerated correctly when multiple TOC Symbols are used?
1001300 PSPICE         MODELEDITOR      BUG: Simserver crash with encryptedm model
1 b. m( k0 \1 Q( I/ v' l. |1006400 SCM            OTHER            Incorrect warning in SCM due to way voltage value is stored in tabular and schematic blocks
1011502 CONCEPT_HDL    CORE             Undo has an error on circle in DE-HDL during create a schematic symbol
6 V: Q6 J  X/ a: g9 ^# c- ?, `3 v1011798 ADW            LIBDISTRIBUTION  generate a differential report on parts in DB vs parts in PTF while running lib_dist
/ \1 K2 O7 O' g( Z' B1012685 SIG_EXPLORER   INTERACTIV       SigXP: traceEtchFactor value is not used.
7 G4 d( ?8 U; k1013656 SCM            OTHER            create diff-pair should honour diff-pair setup or ask user for positive negative leg
1013721 ALLEGRO_EDITOR EDIT_ETCH        Routing near a 2x3 multi drill padstack does not maintain the spacing constraints.
9 D( q) k- h7 z* H. q; q1014319 CONCEPT_HDL    CORE             renaming HBlocks leads to crash
, a' ~6 e" S' v& {$ V; o/ w1017724 ADW            TDA              TDO update should force the schematic to re-read data from disk
) S! W. l/ `1 k+ }1018506 ALLEGRO_EDITOR INTERACTIV       Edit copy with retain net of via will assign net to pin
1019979 SIG_INTEGRITY  LICENSING        extracta batch command result is incorrect
4 k3 U: c) \+ M9 N1020746 CONCEPT_HDL    OTHER            PDF Publisher tool behavior inconsistent between OSs
1023051 SCM            UI               Wrong and incorrect message is generated while adding connectivity in SCM matrix view � DSTABLE-140
6 B$ Y$ v9 a: I4 p1023057 CONCEPT_HDL    CORE             Strange message when opening DE-HDL - INFO(SPCOCN-2055)
$ |$ |- d% P( i, n3 F/ T/ P, j& s1023281 PSPICE         AA_PPLOT         Bugspice advance analysis parARMetric plotter stops after 6000+ runs
$ v3 n1 t4 b5 N6 e% W3 E1023702 CAPTURE        GENERAL          orcad Capture/CIS copy and past page to other design Issue
1023807 SPECCTRA       GUI              Unable to close SPECCTRA using File > Quit or by clicking on standard window red close cross button
1024890 PCB_LIBRARIAN  METADATA         con2con -metadataonly does not find footprints
1024899 PCB_LIBRARIAN  CORE             PDV symbol pins grid select all does not respect the filtering
1027147 CIS            UPDATE_PART_STAT CIS gives ERROR(ORCIS-6274) when updating Part status from Part Manager1028237 CONCEPT_HDL    HDLDIRECT        Error binding design when generating simulation netlist
3 {4 j# ]$ L/ p% L! [0 C1 T. l2 C8 X1028432 SIP_LAYOUT     DIE_ABSTRACT_IF  Support pin numbers in die abstract flow
3 y. a; s" V+ _3 G3 n- t0 |1029369 PDN_ANALYSIS   EMVIEWER         EMViewer: Unit of Current Density.
1030591 CAPTURE        LIBRARY          Library Correction utiltiy locks the library and deosn't frees it even after being closed
% u3 y# J: t  e8 T0 v7 L3 }4 N' u1031474 CONCEPT_HDL    ARCHIVER         Uisng Gtar as the compression utility causes the 'delete archive' to fail
9 y" U4 S/ y1 B; d3 J1031765 PCB_LIBRARIAN  OTHER            librarian_expert feature is kept checked out for two hours
' H! F: Z3 N/ s1032703 F2B            DESIGNVARI       Enhancement Replace Variant Component form needs to be resizeable
; t* j& }# O/ [8 w- W1033607 CAPTURE        NETGROUPS        Capture crash if netgroup instance name has square bracket 縖�
1033853 SIG_INTEGRITY  OTHER            netrev crashes when importing logic
/ V7 _' Z0 w$ M, D4 g& m% s1035624 CONCEPT_HDL    CORE             Options pre-selected when launching base product
1036580 ALLEGRO_EDITOR MODULES          Module created from completely routed board file has lot of missing connections in it.
, M7 e' O( _% _+ q% Q1037345 ALLEGRO_EDITOR INTERACTIV       Enhance Allegro's Snap-To tools to select the origin of a sub-drawing(clip file)
/ g8 f; l: z* K9 H/ X1038180 ALLEGRO_EDITOR DRC_CONSTR       BGA escapes not being calculated in phase tol
1038285 SCM            UI               Restore the option to launch DE-HDL after schgen.
1039147 ALLEGRO_EDITOR COLOR            Need an option to change color of Text marker and Text select in Display listing
1040257 CONCEPT_HDL    INFRA            New license files causing slow tool peRFormance
; p5 A1 f1 y& t* k/ p) r7 R" Y" Q1040575 CIS            CONFIGURATION    SQL database views are not visible in CIS configuration step 2.
" B6 r" ^1 e& B& J9 a1040678 ALLEGRO_EDITOR MANUFACT         Text spacing is inconsistant for top and bottom SM layer in xsection chart
9 l8 x( k! n' J1040869 CONCEPT_HDL    INFRA            About uprev problems to SPB16.5 from 15.7
1040976 PCB_LIBRARIAN  CORE             PDV replace pinshape on Linux shows very slow performance compared to Windows
1042603 PSPICE         SLPS             About SLPS simulation interrupt
9 D* B. ~0 u5 H& K( T+ c1042695 CIS            CONFIGURATION    Can't see database views of an SQL database in CIS configuration
1043339 CONCEPT_HDL    PAGE_MGMT        The .con and .xcon files aren't being updated.
+ v+ m  J- n" L% @" {* U1 U$ C7 r1044029 PSPICE         ENCRYPTION       Encrypted lib not working for attached
$ [6 b( G( y! H6 p4 e1044222 ALLEGRO_EDITOR INTERACTIV       Capture Canvas Image changes working directory
# d, C0 G/ `1 I/ S; p7 x& C9 h1044264 PSPICE         SIMULATOR        Why does the 'ORPSIM-15009:This device scales to 0.0 at this Temperature' Error occur.
1045607 ALLEGRO_EDITOR OTHER            Component get placed even after Cancel IDF in form.
  c9 z& |! R$ J7 [5 P: ]" s5 K. ^) U1045609 ALLEGRO_EDITOR PLACEMENT        Statement in the Viewlog for Update Symbol needs correction
, Y8 d9 ?( w5 u1045694 CONCEPT_HDL    INFRA            Why to package the design twice to pass the net_short property to the board?
- [6 b! ?, ^% }6 l1045734 ALLEGRO_EDITOR OTHER            Missing padstacks and layers information in cross section chart
( a7 @. }9 k$ }8 @1046929 CONSTRAINT_MGR OTHER            Unable to create physical of spacing cset after rename the default cset in design entry.
4 @8 i$ q2 u" A1047361 CONSTRAINT_MGR OTHER            CM fails to convert static phase tolerance value to database units.
1047756 CAPTURE        NETLISTS         Not adding user defined properties in netlist generated by orDump.dll
6 Y$ h9 W$ P$ {6 H% b1047823 CONSTRAINT_MGR OTHER            acPutValue predicate text not being displayed at bottom of Constraint Manager window.
1047869 CONCEPT_HDL    CORE             How do I define a custom pwr/gnd symbol for correct Verilog syntax?
# s8 T- A5 _5 o, U& K. i3 H1049303 CONCEPT_HDL    CORE             Block rename deletes schematic data immediately in 16.5
1049317 CONCEPT_HDL    OTHER            bomhdl with scm mode not working on RHEL in 16.5
1049399 SIG_INTEGRITY  OTHER            Toggling z-axis delay in CM shows the same value
+ C7 K' F3 }; y1049993 ALLEGRO_EDITOR EDIT_ETCH        Loss of Y axis when adding via in manual group routing
1050483 ALLEGRO_EDITOR DRC_CONSTR       DRC has been waived but after updated DRC system generated a new DRC.
1051588 ALLEGRO_EDITOR PAD_EDITOR       Pad_Designer library drill report omits some drill holes
7 t' j8 j; t! J1052005 SIG_INTEGRITY  OTHER            Huge difference in Z-Axis delay with the latest hotfix for 16.5 that did not exist in older ISR's of 16.5.
1052056 ALLEGRO_EDITOR PADS_IN          Pads to Allegro translator fails with error message "ARSE ERROR: Wrong label format:Translation aborted."
  C, L' F3 e7 z) ], u. }1 e7 X0 ~1052449 CONCEPT_HDL    COPY_PROJECT     Copy Project does not update all relative paths in the cpm file
$ Y- t, A. c2 z$ n, b  q/ _1052479 PSPICE         PROBE            Cursor2 (Y2) displays the same value for all traces
1052753 ALLEGRO_EDITOR DRC_CONSTR       Allegro showing soldermask drc only when the symbol is rotated.
; W- v7 B; j$ R5 u* }1052817 CONCEPT_HDL    CORE             Getting packager error after renaming nets
1053319 CONCEPT_HDL    INFRA            Change in property scope in windows mode is not retained
! V& c8 h( P/ s( \; C4 S1053602 CONCEPT_HDL    OTHER            Using the attached .NDX/DML files causes a lot of delay in invoking Tools > Model Assignment.
, e$ L% F1 [* _; L( S0 m1053660 CAPTURE        PROJECT_MANAGER  Find Part Pin name or number is not working
1054010 CONCEPT_HDL    CORE             MAKE_BASE
$ u# }- x/ f! y& O& N8 j2 \4 ^1054235 ALLEGRO_EDITOR PLACEMENT        Cannot place alt_symbols for mechanical parts.
/ ?/ V& i8 ~; ^# t7 C1054846 CAPTURE        PROJECT_MANAGER  Crash on pressing Esc key
6 w" q! e7 r; y4 }9 j1055328 CONCEPT_HDL    COPY_PROJECT     Project Manager - Project Copy
9 k6 a/ X9 S' b1 x# }0 r0 ~1055729 CIS            GEN_BOM          Standard CIS BOM per page is not working correctly with option  Process Selection
0 y. ~: m( V( _9 l7 @0 |1056418 ALLEGRO_EDITOR OTHER            PDF exports the blank text markers whether or not the markers are visible.
1057003 ALLEGRO_EDITOR SHAPE            Z-copy to create RKI does not follow board outline
1057976 ALLEGRO_EDITOR DRC_CONSTR       No Same net Spacing DRC on attached design.
( \8 l8 a( S+ m; G2 V$ f, p1058364 ALLEGRO_EDITOR skill            axlTransformObject() is moving refdes text when only symbol pin is selected for move
1058940 ALLEGRO_EDITOR INTERFACES       IDF(PTC) out command output wrong angle value
1059901 CONCEPT_HDL    CORE             Global Property Change and <<OCC_DELETED>> property value.
) U0 F3 i, s6 f" D1 T8 p. U1060428 CONCEPT_HDL    CORE             ADW Flow Manager Copy Project fails to complete
1060589 F2B            PACKAGERXL       Packager Fails with ERROR(SPCOPK-1053): Cannot find a ppt part that matches the instance properties.
# d7 q0 S: c' ^( p1061172 CONCEPT_HDL    CORE             Unable to delete Voltage
/ }# F9 O) J" w1061424 CONCEPT_HDL    CORE             Customer creates <<OCC_DELETED>> property values.
1061659 ALLEGRO_EDITOR DATABASE         Unable to return drawing origin to 00
1062532 CONCEPT_HDL    CONSTRAINT_MGR   Our customer saw different DIFF_PAIR contentsevery time they invoke the Constraint manager.
1062558 APD            DXF_IF           If set both in X and Y offset DXF only get one and not get absolutely value in 45 degree rotation
3 [2 t3 D* U7 S2 p! f' J1064707 CONCEPT_HDL    CHECKPLUS        Rules Checker core dumps on design
1065124 PCB_LIBRARIAN  SETUP            PTF properties cannot be deleted from the setup in PDV
1065745 SIP_LAYOUT     DATABASE         The logic assign net command crashes the application
( ~9 V6 r- J) ~& S0 b' [3 m: a" [1065860 ALLEGRO_EDITOR REPORTS          Design crashes when running a padstack usage report
1066051 ALLEGRO_EDITOR TESTPREP         Auto Testprep generation creates TP with Testpoint to Component Locatin DRC
1066318 CONCEPT_HDL    CREFER           Issue with LOCATION visibility in flattened schematic
! G5 _+ J2 J4 \0 r1068425 F2B            DESIGNVARI       Out of memory message in Variant Editor while 縞hange properties� command
1068966 SIP_LAYOUT     DRC_CONSTRAINTS  DRC update aborts on this design with  ERROR -3000067
$ @! h6 Z1 q5 h  k8 G/ G1069215 CAPTURE        DATABASE         Capture Crash on usnig a TCL utltiy to correct design
1069517 SIP_LAYOUT     DIE_EDITOR       change die abstract pins tab default action from delete to modify

mengshang

真的很感谢您

topway

謝謝分享，不錯

amaryllis

眨眼之间又更新了
+ }" p; ]8 G# V* `  u- l9 M# e" Q
谢谢楼主，辛苦了

wolfshiao

再下來看看..
感謝分享了..

大波哥

感谢分享

elm99

谢谢楼主分享！

rx_78gp02a

这次改进的相当多啊，不知道16.6的hotfix什么时候有呢

linsky2000

顶，谢谢楼主分享！

LiuY

下载起来好慢啊

littlehit

谢谢分享

zbmzy

谢谢分享

lljian

哈哈哈哈哈哈哈哈哈哈哈哈哈哈哈哈哈哈