|
zxli36 发表于 2012-12-29 09:04 . N% k4 U8 G" Y8 A, b* q
能不能把你Package时的信息发上来大家看看。 $ y7 O/ A+ j/ y
Package时的信息如下,总共有二十几个问题,几乎所有器件都有问题,这个问题困扰我很长时间了,麻烦您帮我看看,非常感谢! e: t0 G# {: [
: Q) @3 J2 \8 Q-------------------------------------------------------------------------------------------------------------------------------------------------------: Z6 I9 S- J% S) D
Started C:\MentorGraphics\7.9.3EE\SDD_HOME\wv\win32\bin\packagerui.exe F:\demo_dx\demo_dx.prj /d Board1 /nobrowse /config "C:\MentorGraphics"; |) }; W1 I* H# ?0 ]+ n
+ I8 J/ m2 d* L
Packager Version: 020806.00' t, u( \& `' N0 b
3 q. Q* K1 y& a# G: RCommandline is: "C:\MentorGraphics\7.9.3EE\SDD_HOME\wg\win32\bin\package.exe -jF:\demo_dx\demo_dx.prj -nBoard1 -Add"( y& H7 v6 ^; a9 g
2 @1 r$ x& E7 O$ c I( |5 R% G( ?The Common Database is at "F:\demo_dx\database".1 j* i$ ], H% K# W4 ?
4 I, N& h6 \( W2 ZThe Root of this design is "Deme_Root_1".' c+ }. [6 K* u1 k9 n
( U+ i" J: f4 H- y4 m5 eThe Front End Snapshot of this design is "DxD".0 C' T1 x- G; [3 l
, t1 L I- B# u" ^6 c! MThe PCB Design Path of this design is at "F:\demo_dx\PCB\Board1.pcb".7 D4 b C+ Z# |
. a! e0 n3 S' H X+ I, N; t XThe Central Library is at "F:\Central_Library_for_DxD-Exp\Central_Library_for_DxD-Exp.lmc".6 f: d+ x+ M6 J. y. {: d
# [2 R+ S) Z( J7 V
Unable to determine the Disable Repackage status.
; D: Z- [' r" f( {/ E U' }# r% z!Repackaging will be allowed!
5 ?6 I% e2 Q+ M2 D, ?: E) ~* e3 m
1 C+ T5 }$ o9 g4 r3 t' | yThe PDBs listed in the project file will be searched to satisfy the parts7 K& O; l4 s+ ^/ D
requirements of the iCDB only for parts not already found in the
- a Z4 W, g6 ?; jTarget PDB.
+ J5 e. g- [* @: k. S& w$ _
" e3 P2 c' X2 L- d( {The AllowAlphaRefDes status indicates that reference, F' J) q; e! a) E
designators containing all alpha characters should be deleted
% U4 M' `/ V* G% f! Y v" Oand the relevant symbols repackaged.
% Y9 O- l' O2 ]0 P: F' y9 Y" R" }* E
, e: w2 ~5 P5 l! W# ]The cross mapping of symbol pin names to Part Number pin
2 @' w @% c. p* x N, @numbers will be checked for packaged symbols and mapped correctly9 ~9 a2 f% [8 I. ?4 G) f
for unpackaged symbols.& w+ M5 h8 I: r% J% b# E
/ c6 R @2 T$ T0 T; J
Properties that have been checked off in the Property Definition Editor) C9 D2 M& Z* J3 T! g
found at Library Manager/Common Properties will be checked for value8 U- Z4 { e& S3 h+ S
differences between the PartsDB and the non-null properties on symbols.( V. u. v, g4 A# b
Those properties checked off (other than Part Number)$ d. E: f8 Z/ ~' |- s" \- b
will not be transferred from the PartsDB to symbols.
3 S4 A' Y0 ^1 YThe following properties were checked off in the Property Definition Editor:9 q+ r0 q( I5 d: F1 S ~
"EPFIXEDWIDTH"
6 G9 D% {9 c5 C3 k; l8 ^- o"EPFIXEDLENGTH"6 z) J# ~( y0 V; o$ v( ~
"Term"& g6 x0 V6 |8 k6 s! J
"SIM_MODEL"- ^/ |& m7 s2 p
"SIM_MODEL_FILE"$ v E2 j9 p: a+ ?5 U
"Array Component"
4 f3 `3 l+ H p. c8 ["ICX_PART_MODEL"4 a! z$ Q+ `7 M5 k% c) Z6 O
"Use Verilog"3 _ c$ Y( ^5 t: n8 }
"Order"2 s( p5 D5 I6 q
"Parametric"4 [7 e$ ?2 N+ w4 \
"Value2"- \; C1 I: Z% L
"Tech"/ I* L9 ~1 W _! N1 i% _
"IBIS"
" E0 B6 k+ Q* _) }& Z: \' [. w"Part Label"
7 ~* {) M6 o, W" ?/ F# j"VHDL Model"
1 I7 b% D ?! \% o0 s) t. @9 u"Verilog Model"% b- P( k& L" m3 M! g4 _
"Cost"$ U. n1 s) f3 B# q$ r
"Tolerance"
l7 B- a! }8 e5 N! H"Part Number") A, H$ a+ d% [3 B
"Value"1 Z- E) N9 V- Z3 j
"Part Name"
& k. ~0 ?% P( b' w+ ?" U3 p* r2 A b) V8 M: M
! s2 `4 \$ ~2 u, t+ U3 Q4 TTesting of Packaging is being terminated with 22 errors and 1 warnings.
. V, ~! P" P4 iDesign has NOT been packaged.
# S# F/ o& |, D; R3 ?$ F
/ Q* t% ~& u' P3 \Writing to Log File: Integration\PartPkg.log5 \: k; W, N+ \% b) M0 E. w
4 s T6 E1 B, T* _; j$ w6 kThere have been 22 errors and 1 warnings.
# k6 }! I! e3 t4 H _1 D1 }0 e- ?- y
///////////////////////////////////////////////////////////
* g; [. O5 W% O4 [4 W///////////////////////////////////////////////////////////+ @- I* h/ `0 v
///// The Log File will now be copied to this window. /////
) Q1 c! K( ]4 F; F3 b* h5 b, c///// Therefore the data above will also appear below /////
* W( u( J3 P/ a4 L0 x///// with more specific error and warning messages. /////( j6 l; q6 P% v! }& T" X" j) Y
///////////////////////////////////////////////////////////! r4 j# n) [+ d [# Q
///////////////////////////////////////////////////////////
& {$ j7 @: |( ]" |9 I: x* G5 ^: v5 K
7 R9 J3 B$ C; ]8 D2 ~2 xPackager4 H T/ o" z8 B" U B+ N3 I
--------
# T: F c2 [( z2 ?% }6 @ U" v- }/ I: z
09:27 AM Saturday, December 29, 2012
0 N6 I2 M; u% t2 s( ]0 b- nJob Name: F:\demo_dx\demo_dx.prj; I+ B; \/ ^% k1 V% w7 D/ i
( h/ f/ n% ^# n/ t3 e0 k) b
' D5 x; w, J9 O9 {( EPackager Version: 020806.00
* P3 M' k. D$ g( y5 W" J0 O# Q" U, ^2 r: A# d
Commandline is: "C:\MentorGraphics\7.9.3EE\SDD_HOME\wg\win32\bin\package.exe -jF:\demo_dx\demo_dx.prj -nBoard1 -Add"3 R5 Z' s" b; @) g9 W3 c
8 S. a, e/ `; v }# u0 @The Common Database is at "F:\demo_dx\database".
4 F) H1 ` H; j5 d; z* L
' Y- F7 k8 l! s& w: T0 K' SThe Root of this design is "Deme_Root_1".
2 |% U9 [) P; U0 B3 ?# Y* V6 [4 _
The Front End Snapshot of this design is "DxD".) t4 T5 V8 y( J
" j+ x8 U/ \4 k
The PCB Design Path of this design is at "F:\demo_dx\PCB\Board1.pcb".8 J$ V' E7 n7 [/ D4 w. C
3 G* }- [0 R$ T' V" M
The Central Library is at "F:\Central_Library_for_DxD-Exp\Central_Library_for_DxD-Exp.lmc".9 K9 W7 {3 h! p4 }7 F
7 O7 C- _2 C( t. _Unable to determine the Disable Repackage status.7 s* }# L J9 H: X$ r5 X
!Repackaging will be allowed!
; o2 B% ?2 R$ d( J- z0 d5 x! G7 J- f5 ~3 S6 c5 u3 f- R! t1 `
The PDBs listed in the project file will be searched to satisfy the parts1 z: A" Y+ Y$ D+ L
requirements of the iCDB only for parts not already found in the6 K1 ]. [1 d: Z; E R, K
Target PDB.
1 f1 a5 B! l9 a. t- h" Y. _' h& k+ a$ X( p: n* K: N
The AllowAlphaRefDes status indicates that reference% s8 Z) ^# S; L; a
designators containing all alpha characters should be deleted
3 `3 d) Z% H5 n, J: F% u" C/ Aand the relevant symbols repackaged.
" J* u7 w9 k [0 a6 ]
- i% Q! Z- c& P8 ZThe cross mapping of symbol pin names to Part Number pin2 ~% ] _0 V) t
numbers will be checked for packaged symbols and mapped correctly
$ `( |& E( q. I+ A0 j0 gfor unpackaged symbols.( f- n g9 U) [; }6 q: V
) `- v$ V( A, d) |/ x, r/ X
Properties that have been checked off in the Property Definition Editor% v5 {. m; K4 l6 W- `9 j
found at Library Manager/Common Properties will be checked for value
) d k/ O L9 l+ Y" F/ Edifferences between the PartsDB and the non-null properties on symbols.
" s; P8 Z/ W. Q4 B2 @) xThose properties checked off (other than Part Number)" I3 D8 M2 a; h! ] i0 y5 w
will not be transferred from the PartsDB to symbols.; e7 f3 O1 e% p' Y/ Y' ~% }: u
The following properties were checked off in the Property Definition Editor:
! D% M% U5 S2 L ~7 f4 B7 S1 I"EPFIXEDWIDTH"
9 v/ M& G$ T: Z% W"EPFIXEDLENGTH"
# h2 l& r9 N; s j. a+ P"Term"
6 A. h6 X/ u# b"SIM_MODEL"5 V9 _. M8 p, c& p0 G& H
"SIM_MODEL_FILE"
" q9 i) I, c7 N7 ~' G! K7 V( f9 N+ x; F"Array Component"
. D' g* d$ v' s& S U* p; K# w"ICX_PART_MODEL"1 ~; z, z0 g P# ?4 \( `% C
"Use Verilog"2 {/ M2 w( p- z8 J' T% v! z
"Order"
/ R9 I& L j( k# p; K5 C) ["Parametric"
. j3 X( N; n' I& e2 o& P' _$ j" r"Value2"
$ [$ j$ H- F- M$ P"Tech"
z- `, d+ p! O2 n2 y( b"IBIS"- h! m) G8 X' d. d$ ?
"Part Label"
# f7 Z+ i3 h% h/ }7 D: H) W( Q- {"VHDL Model"
/ J/ k' U A0 b& j, p; f* E1 e0 b"Verilog Model"4 T$ R7 F1 H+ e9 p! ^
"Cost"
t5 X H# F. o, M"Tolerance"! v3 J7 p7 f& I+ x" g
"Part Number"
+ b' @! j% x" `- p1 d6 C/ X"Value"* F. B+ ~( f, r. o, n" n1 I$ d2 ]
"Part Name"7 D9 k, s) e. G2 }( U% Q
$ `) D& R1 A0 Z5 F) y
Checking for errors in the ICDB.../ |% s; {1 Y5 h: K( W8 j
: l1 v% e+ W I: sNo errors found. Proceeding with packaging...
. `% L- a1 [; T! H8 a
/ V& g8 q; _. t* T& B- _
+ h9 o: e. Z. t' F2 u! j* n+ z% v" ?9 S7 p
Common Data Base has been read
! Q E0 o- r7 i* K7 y9 |) D. i' A7 c2 `& k) Q4 R- r
Target PDB Name: Integration\LocalPartsDB.pdb8 L' L6 h+ c5 ?
; Z: N8 g/ V1 Y5 S- A- R
WARNING: There are no PartsDB partitions from which to extract parts.
- M# A* I Q, Z- M% iProceeding using the data in the local PartsDB "Integration\LocalPartsDB.pdb".; H5 J, U% K! p! C% C7 ?7 k# i
$ s$ F9 q' c; x4 B5 uNumber of Part Numbers: 21
' H# C8 b0 q$ k* v% [Part Numb: BNC_1 -> Vend Part: 1 r, |+ Z6 j" r4 N! ]8 Z1 ~8 O
Part Numb: CON_EDG_64 -> Vend Part: 4 q3 `8 @7 p& |, V
Part Numb: C_P0.01pF -> Vend Part:
- O/ U. H9 ^5 `4 b7 Q* ]Part Numb: C_P3.3uF -> Vend Part:
* z) e6 \% V* o4 l" UPart Numb: C_P47pF -> Vend Part:
1 F9 ]* `+ P7 TPart Numb: C_0.1uF -> Vend Part:
1 [& e3 x, d4 H! \. L4 [5 tPart Numb: DG419AK -> Vend Part: 9 H. I3 p6 ?. S8 v9 v
Part Numb: EPC1064 -> Vend Part:
0 S. ^/ k2 H4 TPart Numb: EPF8282A -> Vend Part:
( z+ i! e. E; s8 b0 w% GPart Numb: FCT16245 -> Vend Part:
% x! B$ F5 d1 p' u8 nPart Numb: LED -> Vend Part: 2 Z& u7 q V& |4 y
Part Numb: L_50uH -> Vend Part: : K# H$ p- Q n
Part Numb: R_2K -> Vend Part:
- R7 {' K, d4 q* [( I0 ^$ ?2 ]5 SPart Numb: R_10K -> Vend Part: " Y4 T$ x6 g2 ~" ~6 L
Part Numb: R_100 -> Vend Part: 2 s' Z4 u5 p2 R: l2 t
Part Numb: R_220 -> Vend Part:
6 f) \5 {9 c$ O$ g4 F5 ]3 zPart Numb: R_510 -> Vend Part: , I; z' Z$ A( K" X
Part Numb: TC55B4257 -> Vend Part: 8 a" X0 s4 f4 P9 r
Part Numb: TLC5602A -> Vend Part: 1 K6 C: d( B9 X: G# _! W" _1 f8 Q- G
Part Numb: 20L10 -> Vend Part: ( V$ y9 q6 a0 _( f9 D9 w
Part Numb: 74ACT574 -> Vend Part: , A. b$ v: `+ Z' X. p
9 K/ }6 h/ l$ L0 w! @( }2 L
Number of Part Names: 1
* { t7 U3 O1 D/ A4 n1 X" e* s/ sPart Name: TLE2037A -> Part Number: ; } s" Z2 b( Y
5 o; U( V$ b1 G( \
Number of Part Labels: 0( }/ G, g5 a6 q5 O% q3 |* ~
& w& q) M$ f$ K8 _$ f
& U9 }+ @5 P t5 ]: z. ]Checking for value differences between non-null symbol properties and PartsDB properties,/ I: f" U: F6 T: a" A
but only for those properties checked off in the Property Definition Editor
2 ~+ b0 Z% i& O# d
% r' V, v9 K* K$ j3 ~ vChecking the validity of the packaging of prepackaged schematic& q. Q$ U1 p' m' n8 ^
symbols. Only the first error in symbols having the same
. J n$ p, `, n3 z2 cReference Designator will be reported.
& r! T- F3 y% X8 Q5 [/ q" a
+ i Z& q# a7 l& H; HERROR: There is no Part Number: CON_EDG_64 in the Parts7 i; _0 |/ G4 F/ f
DataBase for symbols with Part Name: CON_EDG_64 and Part Label: (null).
: r. N0 @+ w; b9 ~ O[Please add the Part Number to the PDB either directly
J8 r. I! g& B8 Y% a. y, Q) lor by having the project file point to a PDB that contains it.]# M& h9 {) h$ M3 [( U$ o3 A. \
The relevant symbols are:5 C5 C* Y, T: a% Q5 T0 R' p% B" Z
8 r4 F# s# P7 ^- t7 F. R/ j Block Deme_Root_1, Page 1, Symbol $1I41 ! a3 h" ~7 }" s0 T) L4 h3 n' Z
( Y* q1 [) b, R8 AERROR: There is no Part Number: FCT16245 in the Parts# e' a% M# ~1 ~' p1 R2 x
DataBase for symbols with Part Name: FCT16245 and Part Label: FCT16245.
\' E" r8 t0 @: @7 Q3 |! b& C[Please add the Part Number to the PDB either directly
$ Z) O( Y$ Z& p( J) l vor by having the project file point to a PDB that contains it.]
7 y; n, W+ U9 V+ G$ h% jThe relevant symbols are:
# Z) `+ u1 }! ^, X! `8 Z' r# Z1 }( G" D/ s6 `0 ]/ t
Block Deme_Root_1, Page 1, Symbol $1I1277
B `( [! u; @$ d' ? Block Deme_Root_1, Page 1, Symbol $1I1424
$ a4 a, i4 E6 h. v5 _* G" A: R Block Deme_Root_1, Page 1, Symbol $1I1395 " ~* i$ c3 I1 c3 ]
Block Deme_Root_1, Page 1, Symbol $1I1366
( [; q1 b3 `, `0 N* W; D Block Deme_Root_1, Page 1, Symbol $1I1337 / P, }# U, A2 d6 [+ l8 q' I: p4 @2 e
Block Deme_Root_1, Page 1, Symbol $1I1308 |
|