|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 紫菁 于 2017-9-14 11:21 编辑 ' \4 L: ~8 F; f1 S2 ~ W' n
. g9 ?! q5 q; r* n下面链接是cadence SPB16.3及最新Hotfix下载地址，需要的可以下载！
{( u, E7 T" q% S
1 t: K' f) ^4 b
; @' v' c% c1 N" G$ g: i. uHotfix057更新的内容如下所示：! B% j/ I( I8 R0 {7 S' e U8 a' V
DATE: 12-19-2012 HOTFIX VERSION: 0571 ]" z4 @/ P- Y
===================================================================================================================================
5 g7 Q+ H, v- v7 SCCRID PRODUCT PRODUCTLEVEL2 TITLE+ t1 [5 h0 s0 @' D) d1 V
===================================================================================================================================, Z! s( w. q/ j# |5 S. c( u2 T
1080193 SIG_INTEGRITY ASSIGN_TOPOLOGY View Topology freeze during the extraction of the net connected to resistor network.1 _8 I' i- p" f3 H- m- E* H* B
1082509 allegro_EDITOR INTERFACES Export DXF in the 16.3 S056 roatate some pins.$ F H+ n5 }8 T# e, B
( W/ b+ _8 Y) v1 f- b/ F) ?DATE: 12-7-2012 HOTFIX VERSION: 056
2 E3 |3 T& m/ M, Y===================================================================================================================================% A/ c+ T t" }) B8 L, f# Y
CCRID PRODUCT PRODUCTLEVEL2 TITLE* ^8 n2 L8 \( c- y7 r% G* X
=================================================================================================================================== R* i0 ~0 \ d" P$ f* I/ O
825813 concept_HDL CORE HDL crashes when copying a property from one H block to other
8 `. g0 w3 W; q* D9 ^: Y, d871886 CONCEPT_HDL CORE Browse button in Signal Integrity window of DE-HDL option causes program crash
+ R( q g6 L3 `* H7 T: u* d871899 CONCEPT_HDL CORE 'Multiple:' column of Grid window in DE-HDL option is too wide4 }+ D& {) Z4 z i- `9 G4 c5 r# m
873917 CONCEPT_HDL CORE Markers dialog is not refreshed! j& Q+ n$ p7 l1 _! `: S
887887 CONCEPT_HDL CORE Option to find unconnected Pins/Nets with DEHDL L License
: l9 B9 Q' J$ O+ S892857 CONCEPT_HDL CORE packager treats R? as a unique reference designator: v; c$ ?- k( T
1075587 CONCEPT_HDL PAGE_MGMT Unable to insert page in schematic
/ ?. v' P4 A6 U3 O: \7 w# C1078682 ALLEGRO_EDITOR DRC_CONSTR Unaccetable slowness with Slide |
|
/1 
发表于 2013-1-14 11:49
收藏
淘帖
支持！
反对！
