|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
cadence SPB16.6已经推出，需要的朋友可以点击下面的链接下载：" c' E4 c1 f3 h* t5 I
& f; N$ n( Y- G0 q+ q2 ]$ b
7 T; W' L$ u' G5 R9 a! [( {" a {
下载地址：http://dl.vmall.com/c0eqmqz0e3
. v& Z9 m- V5 a4 x" Z2 g, |
6 D# X. c' `" t: @& O3 L# U! U1 D0 a% O. ?
" }' X5 d0 j9 T7 y+ [& a$ U
Cadence SPB16.6 SuperHotfix003发布，具体修复问题如下：* P& H6 h0 G6 s2 J4 F
DATE: 02-8-2013 HOTFIX VERSION: 003
! c8 [& n! U0 \1 n8 P( a===================================================================================================================================" d3 _9 U- E: ~ |. Z$ \
CCRID PRODUCT PRODUCTLEVEL2 TITLE
/ B/ Q$ A1 e$ }; J+ x1 }# d4 ~8 o7 G===================================================================================================================================
: x4 h; z! q F, W6 e1077728 APD EXTRACT Extracta.exe generate the incorrect result0 b2 j3 o7 \1 C S
1084711 APD DXF_IF padstacks with offsets cause violations in Export > DXF
- Z* O* \% |$ `0 ?1090369 SIG_INTEGRITY LICENSING Impedance value not updating in orcad PCB Designer7 y9 a' j H8 Z
1093050 allegro_EDITOR DRC_CONSTR Taper trace on diff pairs not checking to min line spacing.
5 [1 o1 x, s3 `# l6 r& f. i$ s" H* K* `( @1093563 SPECCTRA ROUTE PCB Router crashes with reduce_padstack set to on
$ B7 J# s0 N- ~8 r) [) c' T1093717 APD DATABASE Design is crashing in Tools > Update DRC and in Dbcheck but seems inconsistent
0 w* o+ p( P4 U1 u' W0 Y1094788 SIP_LAYOUT WIREBOND Wirebond edit move command' ^4 q1 N6 g6 }! g3 `: _3 J% x, m! y n
1095786 ALLEGRO_EDITOR DRC_TIMING_CHK Allegro PCB crashes when running DBDoctor
. K) B( ^$ k1 A4 y8 X$ g, Q1096234 ALLEGRO_EDITOR DFA Via pad connected to shape did not show up after suppress unconnected pads option.
* ~% }! |$ S! M1096313 RF_PCB LIB_TRANSLATOR Allegro Discrete Library to Agilent ADS Translator offsets in the CDNSsymbo.iff X+ R8 }3 R3 {% U
1096613 ALLEGRO_EDITOR INTERACTIV Enh-While moving parts silk ref des should remain visible, G$ E+ ~% {9 B7 q3 m5 F+ [. N
1096676 concept_HDL CORE SPB 16.5 HF36 breaks designs that workded fine in HF358 t5 b9 H& q3 m5 W* z& q
1096913 APD IMPORT_DATA Import > NA2 fails to bring in the Y1 component.8 k) a8 l, Z0 N/ ]2 a m' k
1097751 ALLEGRO_EDITOR DATABASE Import CIS netlist crashes.
, K, c0 J {. [$ a# q g5 M1097889 ALLEGRO_EDITOR DRC_TIMING_CHK Allegro crashes when routing from a via to a pin using High Speed option license.4 X2 p% z( H0 L! m8 X0 d; v
|
|
[复制链接]
/1 
发表于 2013-2-24 21:46
收藏
淘帖
支持！
反对！
