Hotfix_SPB16.60.010_wint_1of1(10号补丁)-2013-5-24

dsws

http://pan.baidu.com/share/link?shareid=437717&uk=3826038294

* ?( o% w( U) u( ^! r{:soso_e102:}
) d# S  o3 }& ^/ {7 c
DATE: 05-24-2013   HOTFIX VERSION: 010
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
; p7 J3 ^/ r- K6 E9 e! p===================================================================================================================================
1084716 allegro_EDITOR OTHER            Getting an MPS error when updating CM from SigXplorer
# U! u; l" f/ P3 l; t4 c1111430 FSP            CAPTURE_SCHEMATI Auto-resize the schematic sheet so that hierarchical block fits within border
3 `2 d3 a7 A2 u1 z+ x1119007 concept_HDL    CORE             PDF Publish of schematic creates extremely large PDF files
1121020 FSP            MODEL_EDITOR     Cut-Paste from Excel causes empty cell in Rule Editor
- c" u8 J* i' c! |7 p# J/ w1124610 Pspice         SIMULATOR        Attached design gives "INTERNAL ERROR -- OveRFlow" in SPB116.6
9 P. C; o- V/ n8 c6 i+ i1125330 FSP            CAPTURE_SCHEMATI FSP generates orcad schematics with components (Resistors) outside page border
2 L% d: @( u5 H( a/ e  E+ v0 }1131775 ADW            LRM              LRM error with local libs & TDA
' b7 \. E+ L1 T8 a" S3 A1131868 CONCEPT_HDL    CONSTRAINT_MGR   Many net-class constraints "fell off" the design after uprev and Import Design of GEP4
# c7 Z; B) A: X* J/ t0 k1132080 ALLEGRO_EDITOR PLOTTING         Size of the logo changes after File > Import > Logo
4 T# D( M0 M) J% k2 N5 i1134956 SPECCTRA       HIGHSPEED        Route Automatic fails with error when Impedance rules are turned ON in Allegro CM.
1135548 SIP_LAYOUT     SHAPE            This design shows two areas with shape shorting errors that should not occur
) D8 {2 U$ N4 C1138312 ALLEGRO_EDITOR MANUFACT         NCROUTE is not generated for filled rectangle slot ?
& B' M# f9 `% N$ \  s* j* G6 Z1139433 ALLEGRO_EDITOR GRAPHICS         embedded netnames not displayed or getting very small upon panning after exiting 3D Viewer.
) t6 U" K$ ]/ F8 k1139509 CONCEPT_HDL    CORE             The LRM update changes npn device to resistor
& }/ M- w% h' t! B3 Y  n4 O1140752 ALLEGRO_EDITOR PLACEMENT        Moving a place replicate module crashes allegro
1141314 SIP_LAYOUT     SYMB_EDIT_APPMOD Design will lock up after changing the border using Edit Boundary in Symbol edior mode.
8 G* @; y0 e2 D1141751 ALLEGRO_EDITOR INTERFACES       Allegro Crashes with Export IPC2581.
1142478 CONSTRAINT_MGR INTERFACE_MAPPER adding constraint to netgroup causes CM & PCB SI to crash
2 r' h- z4 h/ c% ^( U2 b1142884 ALLEGRO_EDITOR OTHER            Boolean type user defined property doesn't export to the PDF
1143199 SIP_LAYOUT     DIE_EDITOR       Enable bump remastering
" |$ z: G& X: B8 v/ r1143654 SIP_LAYOUT     DIE_EDITOR       Add X&Y offset when adding or moving a pin in die editor

amaryllis

都没人顶？这样不好吧

kevin890505

NB啊   我昨天才装了9

foretell

謝謝你..009版的都還沒下載完就又有新的

mac0227

感謝分享!!

Geaster

安装后显示版本有bug

leese2002

# ]! ]: R3 ^  j. Z3 A* M' ~* }, V
安装顺利完成

cxt668

更新真够快的啊

larryfarn

Thanks a lot.

lgl2466

ksvhxd

谢谢分享！

candid

谢谢分享

txqtomton

谢谢分享

开心掌灯

请问下楼主，我一个补丁都还没安过。。。能直接安这个吗？？前面的9个要先安装吗？？

开心掌灯

谢谢