|
|
2#
楼主 |
发表于 2013-10-29 17:11
|
只看该作者
' X( d, E/ o. i$ X
DATE: 10-25-2013 HOTFIX VERSION: 018
8 E- O# E$ S5 I) `7 z===================================================================================================================================
; W& L7 p' t0 s7 SCCRID PRODUCT PRODUCTLEVEL2 TITLE9 P: z1 H5 c8 U5 {. O* ?* }
===================================================================================================================================2 A6 R" [" F, H- D7 f
1118303 CONCEPT_HDL CONSTRAINT_MGR can not prdefinedefault units in HDL' @4 q# T' S' s: w, K& ]0 t
1174901 ALLEGRO_EDITOR GRAPHICS Spurious odd lines are shown in shapesand text that are not part of the design with opengl" B0 \! O. W) L# z8 Y( P" u/ z% q
1176990 CONCEPT_HDL OTHER DEHDL BOM tooldoesn縯 see similar names.) Z9 D) ^% O. R
1179665 GRE CORE Plan TopologicalCrashes after around 8 hours of routing.
2 f$ d) ` `8 X. Z) _4 K1188193 CONCEPT_HDL CHECKPLUS CheckPlus notrecognizing PIN as a base object.
1 T: v" _' m% Z/ E! g& D0 K5 Y% j) z" O1189100 SCM OTHER Replace part inSCM using ADW as library fails% }0 h; y: `8 c1 k$ z4 l8 F
1189507 SCM SCHGEN ERROR(SPCOCN-2009): Package error after second schgen run with Preservemode.8 @! O6 C+ s/ s1 ~5 ]
1192391 CONSTRAINT_MGR CONCEPT_HDL Restore from definition deletes localobjects in other blocks8 _ u% v; u( G* ^. D
1194597 FSP OTHER Pin definitionproblem! m2 I) k9 M" {+ W \0 r0 |( x1 R. G; M
1195202 SIP_LAYOUT LEFDEF_IF Cannot add .leffiles in IC Library Manager. Getting warning message WARNING(SPMHLD-52)
, Y: o4 t6 _. g1195309 GRE CORE GRE crashingduring Plan Spatial.
$ I5 X6 R3 Y3 w+ _, M. E) H1197262 ALLEGRO_EDITOR MANUFACT Angular Dimension created in symbol isplaced w.r.t. board origin and angle is blank& X+ |4 \' K5 h5 G
1198521 CONCEPT_HDL OTHER Cadence DEHDLissue - Note for Hotfix_SPB16.60.016_wint_1of1
, j% |0 y- z1 n! s1199219 ALLEGRO_EDITOR INTERFACES Question on STEP Model export which usesPLACE_BOUND layer for any symbols that do not have STEP model mapped
0 {/ \( n. b4 J: D0 N' O: N# w1199235 ALLEGRO_EDITOR SCHEM_FTB capture's behavior is redundant whilecreating pcb editor netlist
) B0 ~0 O+ G, V1199323 GRE IFP_INTERACTIVE Crash whenimporting logic, u5 e. _6 J$ y/ L/ D+ K
1199368 SIP_LAYOUT DIE_EDITOR Refresh of dieabstract in die editor with this design takes over two hours
# }$ O! [ j! ` `* H9 ?) [1199760 ALLEGRO_EDITOR DATABASE Allegr won't display Soldermask Toplayer |
|
[复制链接]
/1 
发表于 2013-10-29 17:10
收藏
淘帖
支持！
反对！
发表于 2013-10-29 22:30
