|
2#

楼主 |
发表于 2013-10-29 17:11
|
只看该作者
- V+ I* N& F; @5 Z7 UDATE: 10-25-2013 HOTFIX VERSION: 018
! s! e( T7 x) R0 u' r! ?9 d) g) G' t===================================================================================================================================
* V2 t2 w& z# C3 OCCRID PRODUCT PRODUCTLEVEL2 TITLE6 ]+ y5 j" K: w, E* }1 J
===================================================================================================================================
8 L. o0 ~) `5 S( N1 @1118303 CONCEPT_HDL CONSTRAINT_MGR can not prdefinedefault units in HDL- g9 {; E5 Y( ]( {
1174901 ALLEGRO_EDITOR GRAPHICS Spurious odd lines are shown in shapesand text that are not part of the design with opengl
x3 U) V* w8 `7 x, y$ a( j1176990 CONCEPT_HDL OTHER DEHDL BOM tooldoesn縯 see similar names.
+ @+ ^" y; _" L; I4 T3 k0 b1179665 GRE CORE Plan TopologicalCrashes after around 8 hours of routing.: Y5 L( B( x P% h& Y3 k
1188193 CONCEPT_HDL CHECKPLUS CheckPlus notrecognizing PIN as a base object.
2 W/ o$ L8 L8 }' U1189100 SCM OTHER Replace part inSCM using ADW as library fails
( ? B( q, ~$ r. Y: D2 W1189507 SCM SCHGEN ERROR(SPCOCN-2009): Package error after second schgen run with Preservemode.
) ] D( [5 f4 I0 h6 C* g4 A8 s1192391 CONSTRAINT_MGR CONCEPT_HDL Restore from definition deletes localobjects in other blocks
^+ L4 |3 I1 k& E1194597 FSP OTHER Pin definitionproblem
% N+ d# ~( D! l6 X( i- O7 m) P& r7 E1195202 SIP_LAYOUT LEFDEF_IF Cannot add .leffiles in IC Library Manager. Getting warning message WARNING(SPMHLD-52)
8 }% D6 U/ Z2 b3 k9 J3 w1195309 GRE CORE GRE crashingduring Plan Spatial.
) [! C: ^* @5 Q3 D* b3 [% a1197262 ALLEGRO_EDITOR MANUFACT Angular Dimension created in symbol isplaced w.r.t. board origin and angle is blank
/ c/ y _5 d$ S: y1 V1198521 CONCEPT_HDL OTHER Cadence DEHDLissue - Note for Hotfix_SPB16.60.016_wint_1of1; \& a! g' J c
1199219 ALLEGRO_EDITOR INTERFACES Question on STEP Model export which usesPLACE_BOUND layer for any symbols that do not have STEP model mapped/ [6 v. C, @- w' k0 U H
1199235 ALLEGRO_EDITOR SCHEM_FTB capture's behavior is redundant whilecreating pcb editor netlist
* X" t( m/ q; h! z( i4 l% s& Q c; z1199323 GRE IFP_INTERACTIVE Crash whenimporting logic* r" T3 H6 H+ R9 W8 |2 ^, o) Q0 b
1199368 SIP_LAYOUT DIE_EDITOR Refresh of dieabstract in die editor with this design takes over two hours( R# {& \4 k+ L9 B# G+ j
1199760 ALLEGRO_EDITOR DATABASE Allegr won't display Soldermask Toplayer |
|