|
|
Cadence SPB16.6下载(Hotfix025已发布)
L: M0 Z! l% P2 u9 C
2 u1 \' d. O4 M" r" g6 g* h9 GCadence SPB16.6已经推出，需要的朋友可以点击下面的链接下载：& P- M. M" R }1 |; L" b7 l
http://dl.vmall.com/c0zau2e8ao5 _0 O% `' d2 s2 Q* y! [$ L2 E
( @+ a0 {) n7 Y5 ^3 B6 F) @DATE: 03-13-2014 HOTFIX VERSION: 025
" t6 ?. s2 Y! _, p; S1 [===================================================================================================================================
8 N1 {2 @9 @- G3 r; q
# s$ U; S% W/ V4 y, ICCRID PRODUCT PRODUCTLEVEL2 TITLE
/ j8 f: r9 ?7 M, b8 R+ C' e) ^3 u, ]
===================================================================================================================================
0 c4 e, O: F( ^; ^! C4 ]: e3 E1 S5 Z! c
1194646 CONCEPT_HDL GLOBALCHANGE Global Update > Global Component Changedoes not work- z5 F7 n) c0 _$ |
" h2 W; T( q. s$ M; k# X# {8 `1227843 SIG_EXPLORER EXTRACTTOP Cannot extract the topology correctly.; c! m' \' [+ s1 U% ^* D+ `; l
& i$ [* k q% E g6 z1231510 ALLEGRO_EDITOR INTERFACES IDX exchanges with CREO 5.0 issues9 |% @9 U2 S2 y1 z
, x) }: G! o7 c1233030 SIG_INTEGRITY GEOMETRY_EXTRACT Net Parasitic of groundConnection- o9 D- V; M! y1 ^2 E! j
* e, _0 R5 b3 g6 ` ]0 j
1236961 SIP_LAYOUT OTHER Moving component using Place Manual-H causes mirror_geometry." o' C1 C8 x2 h0 H& _+ F
8 \% l/ e; X, B$ h& z
1241456 ALLEGRO_EDITOR EDIT_ETCH When creating Die pins or changingtheir attributes an oval is placed on the pin
8 y% K) R7 j; O8 a7 M
8 c+ e, Y& [0 C1242461 SIP_LAYOUT OTHER SiP Layout - DIE is being mirroredwhen placing
) k; m9 n+ `6 N6 E3 v
. H' d9 _' S4 R+ l$ ^* K1 s, p9 f1242682 CONCEPT_HDL PDF PDF Pubisher crash DEHDL ondesign: A8 T/ _( |/ L+ Q
, W" S" c4 m0 j) u4 Q. `
1242685 SIG_INTEGRITY SIGNOISE Incorrect net name wasdisplayed/output if the net include consecutive underscore.
5 D1 J8 N# L2 T2 g ?& G
A/ `! N v& U1 h& G1 t' b1243357 ALLEGRO_EDITOR INTERFACES Ability to add any new name
7 R8 w9 U" c- X$ T: T& J0 O; F' K
+ w8 n+ j* A2 l. R$ ]; R2 Q1243758 ADW COMPONENT_BROWSE I don't see anoption to switch between database and cache mode: F8 j% b' S* E+ n; ~- M
' M3 ]9 u! L' ^1244325 ALLEGRO_EDITOR INTERFACES Merge all the BOMItems with same partnumber into one single entry in IPC2581B.
5 D$ {* o. S% j4 l9 Y
9 b# Z, o' u8 V% e7 E6 k ~+ A1245363 CONCEPT_HDL CORE Design Entry HDL program crashesupon save
0 L; Q# _; q9 P& P5 X5 i P" {2 l7 {" s* T$ v, A( I4 ]- K: F
1245790 ALLEGRO_EDITOR PADS_IN Bug: PADS Translation with 16.6s023gives parse error
4 \' u4 G6 E/ Q) m0 h
' b0 F) y9 K0 z+ s! q/ b& x1246343 ALLEGRO_EDITOR SKILL axlAirGap command is broken in s022( P3 N; `% E4 k7 {
( @1 b2 n: _% v1246419 CONSTRAINT_MGR OTHER Netrev fails with SPMHGE-268 on existing design
# d3 g. }9 m' N
4 G+ s* ?; ?, E) ?0 }. ~1246878 CONCEPT_HDL CORE Changing Symbol in Variant Editormakes schematic page crash
% B; e- [3 e' g# C$ S& j9 ^5 \, l( W6 Z, z( o, l; p, \
1246884 ALLEGRO_EDITOR GRAPHICS Infinite cursor disappears from thecanvas after step package mapping GUI is closed." c& K5 H, k$ b/ `: \
+ o) p9 R. u4 M/ Q$ {" _$ J |9 r1247016 ALLEGRO_EDITOR INTERFACES STEP Model of connector cannot be zoomedsufficiently after mapping it to symbol dra file.
5 i( X/ ~. b# z" s% `
% f; D9 Q$ X3 {/ C) J9 [1247107 ALLEGRO_EDITOR INTERFACES Incorrect Spelling in IPC-2581EntryFillDesc field
$ e8 H: Z5 [. E; t! t- v& K7 L* o) u/ }% y8 W% Y+ C( _
1247177 SIP_LAYOUT WIREBOND Bondfingers not aligning to wire whentack point on the other wire end is moved from center7 y6 ]6 X) P- J. y
6 m; P* k* c, U6 g, Y1247400 ALLEGRO_EDITOR INTERFACES option to Export optimized PDF in color |
|
/1 
发表于 2014-3-21 19:30
收藏
淘帖
支持！
反对！
楼主
