|
|
Cadence SPB16.6下载(Hotfix025已发布) ( H6 D0 u0 w8 `7 ^3 `5 Y
7 v6 m- R: z0 ~8 eCadence SPB16.6已经推出，需要的朋友可以点击下面的链接下载：" ?* V" d) b3 D, N8 l8 b9 a
http://dl.vmall.com/c0zau2e8ao) D3 w5 b) B% X' h
4 D7 J) u- f" R' \& Y( u8 \) T
DATE: 03-13-2014 HOTFIX VERSION: 025
) k, R9 h* E- U+ }) S8 o- E===================================================================================================================================
2 B f( a2 z* e4 H9 l6 Z+ R, h( k% a1 U
CCRID PRODUCT PRODUCTLEVEL2 TITLE
% D! n9 i/ g3 g& x8 L5 ^; b+ s% z" n1 M
===================================================================================================================================
) s- l% V2 P$ F, `0 J3 U$ l0 C- ~$ M$ t" T& l$ T2 w
1194646 CONCEPT_HDL GLOBALCHANGE Global Update > Global Component Changedoes not work, [7 f9 B3 A# Q
) R) I% p& A5 T/ J8 K1 s# B& A
1227843 SIG_EXPLORER EXTRACTTOP Cannot extract the topology correctly.
8 z: B q, X) H- C" f. R1 R+ }7 B
1231510 ALLEGRO_EDITOR INTERFACES IDX exchanges with CREO 5.0 issues
: g6 ~- C. y ?4 J$ j$ |- i/ T8 w6 A( U# b8 B, I
1233030 SIG_INTEGRITY GEOMETRY_EXTRACT Net Parasitic of groundConnection# l' i% Q' J. T1 V! c
# w: j) Z! q5 P2 I1236961 SIP_LAYOUT OTHER Moving component using Place Manual-H causes mirror_geometry.
" p1 Y) i$ o {1 M1 M
$ Y3 I: Q: n, {( ]- a7 u: N1241456 ALLEGRO_EDITOR EDIT_ETCH When creating Die pins or changingtheir attributes an oval is placed on the pin
# E1 D @( D- [
. h4 V Y( t) O6 u$ I1242461 SIP_LAYOUT OTHER SiP Layout - DIE is being mirroredwhen placing* _8 w) @/ g7 ~0 h- r$ H1 R
3 K1 i9 ^1 U y: J2 u' t
1242682 CONCEPT_HDL PDF PDF Pubisher crash DEHDL ondesign) i! y: |7 d+ u2 x: \+ ?) \0 u5 T
+ T% E1 u+ I6 x, ]& g
1242685 SIG_INTEGRITY SIGNOISE Incorrect net name wasdisplayed/output if the net include consecutive underscore.* h9 a/ \% @0 m$ P7 y
1 ]% w3 J3 J( ?0 R, r2 n5 E1243357 ALLEGRO_EDITOR INTERFACES Ability to add any new name
' z2 @) D8 Z0 K, s; l- q9 s0 t& u9 D) r( a8 l7 e
1243758 ADW COMPONENT_BROWSE I don't see anoption to switch between database and cache mode' T# C4 h+ S3 u) I) g6 \
( }3 [$ ?5 e+ P, C& L% P6 [% ^
1244325 ALLEGRO_EDITOR INTERFACES Merge all the BOMItems with same partnumber into one single entry in IPC2581B.
+ o; s8 i, p- _) J, T
8 A/ q- N6 O* d2 d. f! k1245363 CONCEPT_HDL CORE Design Entry HDL program crashesupon save
3 e8 k5 `6 }. R; o) }9 Q. r% L5 |
4 b3 m0 [# ]/ Q1245790 ALLEGRO_EDITOR PADS_IN Bug: PADS Translation with 16.6s023gives parse error
9 n: v' F$ H) ]4 K) z% a
4 ?# H) u8 ^3 Q& N+ T6 e7 ?1246343 ALLEGRO_EDITOR SKILL axlAirGap command is broken in s022/ j$ w: x% _. l
8 l6 X8 b |+ j/ P1246419 CONSTRAINT_MGR OTHER Netrev fails with SPMHGE-268 on existing design0 T. v2 |, \: Z5 B6 s, `# e
t" q' b, m- i7 v+ o8 r% I) s% @
1246878 CONCEPT_HDL CORE Changing Symbol in Variant Editormakes schematic page crash: B, a% ~9 h- A, T
. P$ V6 N5 C) Z# ], D2 J: i8 V1 F
1246884 ALLEGRO_EDITOR GRAPHICS Infinite cursor disappears from thecanvas after step package mapping GUI is closed.' S% D ]# t8 n: U* d; D
; w1 s0 R2 l1 I+ g/ K$ n1247016 ALLEGRO_EDITOR INTERFACES STEP Model of connector cannot be zoomedsufficiently after mapping it to symbol dra file.
! i2 s" ~: S9 l/ V; x0 E; w& l( G* C K2 U8 `8 ~# c
1247107 ALLEGRO_EDITOR INTERFACES Incorrect Spelling in IPC-2581EntryFillDesc field' `3 C3 I) L$ A
3 h4 l* b, f9 G3 u7 {9 C
1247177 SIP_LAYOUT WIREBOND Bondfingers not aligning to wire whentack point on the other wire end is moved from center
* H% j7 e4 ^' z6 |$ x+ G/ ]) [9 N M' ], M
1247400 ALLEGRO_EDITOR INTERFACES option to Export optimized PDF in color |
|
/1 
发表于 2014-3-21 19:30
收藏
淘帖
支持！
反对！
楼主
