TA的每日心情 | 郁闷
2023-9-28 15:01 |
|---|
签到天数: 16 天 [LV.4]偶尔看看III
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
做了一个原理图，有个门电路封装时老是报如下错误信息：
@. T+ Q1 {! I7 ]. V U! r k4 N9 \0 D- V: c+ V
2 d/ l' g+ `6 ~3 g1 q6 ]0 qThe mapping of gates in the Component section
; j8 u5 P( S; t$ M5 n, aresulted in a gate composed completely of common pins.' k5 ?: w$ F: ~) n
That is, all of its pin numbers were found more than once
2 ~( v- V4 p4 C/ ein the Component section. Such a gate is supeRFluous and
, w1 t5 J- j; z% i/ m- q+ tillegal and must be removed by correcting the Parts DataBase
# `5 D& i5 H5 Y9 v' ?+ a/ `
% l5 P' y/ e! n1 _/ k
- V, X( l+ F2 o6 ^" b4 v/ A, m' R4 N) k$ x
求教如何解决？ |
|
/1 
发表于 2014-6-7 16:15
收藏
淘帖
支持！
反对！
楼主