|
你的网络表没有问题
$ A# V/ }6 _2 [- x) j1 F7 q********************************************************************************
~+ y" k( @/ ~. _8 o*2 v5 @. f/ }: H4 P/ R
* Netlisting the design
0 ?) R% d8 \) Y) v, n" b2 X0 F*. a6 l/ N! ~: s6 _1 v2 P. {
********************************************************************************
. g$ i6 R( Q) i3 @" S- G' L# TDesign Name:+ t: f0 T% M- i; u! K. O3 K
c:\documents and settings\administrator\桌面\wenjian1\yanli2.dsn
2 u" u, f; G5 T% d% ^, f1 \Netlist Directory:
) P( P0 v* j# m) m% ^0 u! Y* B8 pc:\documents and settings\administrator\桌面\wenjian1\allegro3 H; K5 g6 C* c6 \/ h
Configuration File:
6 P5 `; b9 V' d4 q2 `6 }/ C9 SD:\Cadence\SPB_15.2\tools\capture\allegro.cfg
5 E7 A8 i# S# t- f9 K. g& M
5 d( G0 s+ P2 Y/ USpawning... "D:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "c:\documents and settings\administrator\桌面\wenjian1\yanli2.dsn" -n "c:\documents and settings\administrator\桌面\wenjian1\allegro" -c "D:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"" |3 T1 D9 I w9 e& y6 j$ t
#1 Warning [ALG0016] Part Name "CAP_0_CPCYL1/D.300/LS.200/.034_10UF" is renamed to "CAP_0_CPCYL1/D.300/LS.200/.034_".
+ z' z l' x7 S, d P#2 Warning [ALG0016] Part Name "CAP NP_0_RAD/.200X.100/LS.100/.031_30P" is renamed to "CAP NP_0_RAD/.200X.100/LS.100/.".
7 Z5 C8 \" ?6 T#3 Warning [ALG0016] Part Name "CAP NP_1_RAD/.200X.100/LS.100/.031_30P" is renamed to "CAP NP_1_RAD/.200X.100/LS.100/.".
) S& J& I) X5 I2 `1 J& f#4 Warning [ALG0016] Part Name "4 HEADER_0_SIP/TM/L.400/4_4 HEADER" is renamed to "4 HEADER_0_SIP/TM/L.400/4_4 HEA".5 R% Z J* |8 F; G& o: b2 ]# F
#5 Warning [ALG0016] Part Name "8 HEADER_0_SIP/TM/L.800/8_8 HEADER" is renamed to "8 HEADER_0_SIP/TM/L.800/8_8 HEA". _- c) z9 K6 b$ S1 b% h9 s
#6 Warning [ALG0016] Part Name "SW PUSHBUTTON_0_RAD/.400X.200/LS.300/.034_RESET" is renamed to "SW PUSHBUTTON_0_RAD/.400X.200/L".
: L% I4 u2 K: {#7 Warning [ALG0016] Part Name "8051_DIP.100/40/W.600/L2.050_8051" is renamed to "8051_DIP.100/40/W.600/L2.050_80".
, X& f5 ?) e0 H' }#8 Warning [ALG0016] Part Name "74LS373_DIP.100/20/W.300/L1.075_74LS373" is renamed to "74LS373_DIP.100/20/W.300/L1.075".6 k) o8 ?5 F x; s. _$ |
#9 Warning [ALG0016] Part Name "27512_DIP.100/28/W.600
7 l Q% |$ R( u* g) d/L1.400_27512" is renamed to "27512_DIP.100/28/W.600/L1.400_2".
/ P$ M6 O f4 U1 U1 S/ |6 W#10 Warning [ALG0016] Part Name "CRYSTAL_0_RAD/.400X.150/LS.300/.034_12M" is renamed to "CRYSTAL_0_RAD/.400X.150/LS.300/".( Y: h* k- D# G$ n. z" p3 y
Scanning netlist files ...
' U$ A( p/ t( ?Loading... c:\documents and settings\administrator\桌面\wenjian1\allegro/pstchip.dat* @: N5 o+ I6 T( J% c
Loading... c:\documents and settings\administrator\桌面\wenjian1\allegro/pstchip.dat+ a1 m3 Q& O3 t6 r& ]5 t; k8 ?5 W5 ?
Loading... c:\documents and settings\administrator\桌面\wenjian1\allegro/pstxprt.dat
+ O; ^8 c$ [% h9 w. MLoading... c:\documents and settings\administrator\桌面\wenjian1\allegro/pstxnet.dat
8 N. X0 r1 ?* V& |7 B, u+ S& Tpackaging the design view...
( j" A R s& y6 J8 \6 N
, p4 w3 L& P, J: e& c' p; z* ]Exiting... "D:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "c:\documents and settings\administrator\桌面\wenjian1\yanli2.dsn" -n "c:\documents and settings\administrator\桌面\wenjian1\allegro" -c "D:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"' v. Q" ]/ o& I* N# j" u7 Q4 m
& z q6 b5 H% \! W# ^2 d
就是出现一些警告,你要注意改一下,生不成ALLEGRO文件可能是你的PCB库做的问题 |
|