|
Warning: positive node is attached to dielectric/non-metal layer DIELECTRIC-1; ignoring circuit element
9 G" ~' ] _2 t" YWarning: resistance value for is 0.000000, an illegal value for simulation purposes; defaulting to 0.001ohms W* ^' H- Z) V2 F3 M+ C4 [( j8 [
use the "Circuit Element Editor" to set desired resistance value
0 K& p, ]5 s$ k. Q. i+ r8 U( u0 capacitors read7 @0 G5 ^, l9 N8 L2 P
0 inductors read* I! O2 |" Q% d! t, w2 o# F7 i0 _2 p
0 resistors read
0 ]" J3 Z% [ H2 P# E S, A
( ]1 L/ F% m; m3 D/ {. h2 A+ z
2 S6 M8 v2 Z6 e' R# U4 ~4 Z5 NTranslating Cadence design into ANSYS EDB; please wait...failed!% \% i# E5 w, p5 f9 k
( A e- [+ S. k& Q) o4 U, E! I3 L
|
|