|
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
cadence Design Systems, Inc. netrev 15.5 Thu Jul 21 12:30:24 2011
% q2 r$ o5 W& z' t7 G(C) Copyright 2002 Cadence Design Systems, Inc.7 b3 x) s# n7 P- U2 L {! w
! J6 D8 m, _& f
------ Directives ------
" j! O/ M7 Z7 I, y/ J0 f8 D, P9 x: l! ]- v" P5 S
RIPUP_ETCH FALSE;
# F3 _/ G6 d9 ?- u, M, E. zRIPUP_SYMBOLS ALWAYS;1 w7 X7 E* W! L' ~1 l/ f" y; b {
MISSING SYMBOL AS ERROR FALSE;) ]& @4 |9 \+ N! G! ~8 }
SCHEMATIC_DIRECTORY 'E:/allegro_0711';
( z: C1 i& k2 b' h" b5 JBOARD_DIRECTORY '';
, n) P% E1 n1 V2 D" y5 `OLD_BOARD_NAME 'E:/chenjian/unnamed.brd';6 E' o$ T# z7 v
NEW_BOARD_NAME 'E:/chenjian/unnamed.brd';
9 z) {% A _, F! w
9 P/ X* ]$ O, Q* F" xCmdLine: netrev -$ -5 -i E:/allegro_0711 -u -y 1 E:/chenjian/#Taaaaaa01980.tmp2 H7 P7 Q4 b) V$ H+ H' U: J
; a2 r4 D& p5 {: e. c9 G/ {------ Preparing to read pst files ------
7 G& }4 A9 H& Q7 I6 o) Y
y: f% ]+ ~! R0 { m J7 q8 tStarting to read E:/allegro_0711/pstchip.dat
1 A6 N) r9 U7 N; I7 B u' H) x/ k Finished reading E:/allegro_0711/pstchip.dat (00:00:00.00)% a2 q, W* ?) W# d# j& n: w p
Starting to read E:/allegro_0711/pstxprt.dat & f) l! A4 H3 P8 r
Finished reading E:/allegro_0711/pstxprt.dat (00:00:00.00)
+ ~ ~8 k4 W7 Y1 z7 @' @3 xStarting to read E:/allegro_0711/pstxnet.dat % `0 R9 U$ b U% _- R7 M; z9 t
Finished reading E:/allegro_0711/pstxnet.dat (00:00:00.00)5 g4 a1 V* n w& L+ f. K$ t5 K4 v
( u$ k& P; D+ F" q* g% e& y* |------ Oversights/Warnings/Errors ------
" ^" w/ t: I n8 @& S8 r) P$ j
1 o/ \$ E) O: R$ Q# }5 p$ W& T, o6 H! m; e) D! r- v
#1 WARNING(304) Device/Symbol check warning detected.
0 ~7 D, e5 T& }1 x& x7 q$ J
1 K2 j- i1 B' O9 sSymbol 'CC0402' for device 'CAP NP_CC0402_DISCRETE_@10PF' not found in PSMPATH or must be "dbdoctor"ed./ L# Q* I/ }* p0 H
; f3 O9 z' }6 U
#1 ERROR(305) Device/Symbol check error detected.( v/ ~4 g2 x* L/ P8 o% D
# I7 q9 k: S9 ^: h
Unable to load symbol 'LED3MM_2D54_2DP_4D05W' for device 'Y/G LED * 4_2_LED3MM_2D54_2DP_4': Couldn't find padstack: TH45S28D
7 Y- M( u. @5 ~3 ]6 ^+ o due to Unable to load Flash symbol TR45C55-15D4.$ z6 b" s" b7 m: c9 n _0 j
0 [1 B* M1 r" _
#2 WARNING(304) Device/Symbol check warning detected.' {( t8 T% w2 `: p1 M
' j% o. N; l$ R4 pSymbol 'SOIC_1D27X5D16_16SP_10L' for device 'ADM3202ARU_2_SOIC_1D27X5D16_16S' not found in PSMPATH or must be "dbdoctor"ed.
, ~6 U- A+ B5 L" {% }6 Y, L" X7 a
7 M. `3 Y* E, H' n; s- [#3 WARNING(304) Device/Symbol check warning detected.
0 N8 e/ C+ c% n! r" v
$ [7 W% \" X. H' y8 p& v! wSymbol 'HEADER5X2_40D' for device 'RS232 4P_0_HEADER5X2_40D_IO_5PX' not found in PSMPATH or must be "dbdoctor"ed.5 Z7 t+ P1 @, a
' J" I9 k0 }# Y; x4 O% B* p+ b#4 WARNING(304) Device/Symbol check warning detected.
- Y4 T/ q$ U( j$ m9 l5 o# P* t- x; {* L1 z/ o$ _
Symbol 'RJ45FS_1X8DP_KINSUN' for device 'RJ45_0_RJ45FS_1X8DP_KINSUN_IO_8' not found in PSMPATH or must be "dbdoctor"ed.
O, Z5 v0 `9 A: f6 W/ B: V/ H1 Y1 b, T; H9 U7 g: k5 E4 }0 H6 m4 K; c
( R9 S; p$ P3 v( pNote: SECTION property definition created: i+ T+ _, z: m; H+ `
! x6 s1 z* Y2 w1 A/ h------ Library Paths ------
s$ c3 H8 f" k' nMODULEPATH = .
+ v3 `3 k. U) i/ m9 I. r& N4 J- r C:/Cadence/SPB_15.5/share/local/pcb/modules 6 w1 a9 O8 v* X! A! K# z& S" \
' x7 O! w( [/ fPSMPATH = .
% Q4 ]3 D* R) O, x symbols + I& O! Q; M% X& A/ C0 M
..
+ H$ o9 W' X+ b# J& G# d; R ../symbols
1 _% T% z0 V( Y, E0 m C:/Cadence/SPB_15.5/share/local/pcb/symbols
& t' s, x$ `& H8 e- M- v4 x C:/Cadence/SPB_15.5/share/pcb/pcb_lib/symbols
9 ?4 T# y8 `- a; B5 }! v C:/Cadence/SPB_15.5/share/pcb/allegrolib/symbols
# w5 t/ N5 c% k- z* L/ b3 [) S; H u; O$ o0 X; A2 d
PADPATH = . # t/ Z' r1 n( I# d j9 l
symbols
9 T, Q) J! K5 n& H$ x% d ..
) z q9 M5 c4 Q, S$ _ ../symbols
6 U: |$ X( P2 }" v C:/Cadence/SPB_15.5/share/local/pcb/padstacks - \3 N2 e5 I2 ?6 C2 i" o
C:/Cadence/SPB_15.5/share/pcb/pcb_lib/symbols 4 w) s8 H7 a! j5 k
C:/Cadence/SPB_15.5/share/pcb/allegrolib/symbols 9 c; P; i3 z& i1 a+ w9 r
& q' Q6 B! ~) X' C
! d, m5 E3 l4 D------ Summary Statistics ------
" g* p* u9 ?5 S$ r4 ]- Z
3 l$ z8 N! Q% [! O% Q% u r2 f
1 u2 l: B) R/ q2 @7 q" B- h#2 ERROR(102) Run stopped because errors were detected
1 v: N" Y6 ?6 n: ~
6 F( }: q; ~+ Tnetrev run on Jul 21 12:30:24 2011
9 f! `9 q- }3 U DESIGN NAME : 'RJ45 CONSOLE_0709'
4 B& Q' L8 t9 V/ z- K PACKAGING ON Jun 17 2005 00:56:10
5 p$ v4 s' D8 A
2 ]' u! l5 l& q8 c1 q, A/ h COMPILE 'logic'
2 Y- G3 _, t$ h. r CHECK_PIN_NAMES OFF
' F0 m, p9 k, T/ u CROSS_REFERENCE OFF
; E) M' A; k/ a: ^3 J8 R# Q FEEDBACK OFF6 z3 l2 w( S' C& v
INCREMENTAL OFF0 s: {% ~6 D5 P9 N
INTERFACE_TYPE PHYSICAL
, y5 F" O. V8 P) e# E MAX_ERRORS 500
4 y) [6 R/ m- r$ C) P MERGE_MINIMUM 5% n% B0 c5 V- n! f6 G
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'& _! w& @8 F3 h' \' Z3 k3 p# |. m* X
NET_NAME_LENGTH 245 ?% k0 s0 l6 @ ]; G
OVERSIGHTS ON4 E) Y+ g- O- _4 D4 ]2 x9 ]
REPLACE_CHECK OFF. I1 f% \ W# A" C2 I6 O1 Z/ r# E/ J
SINGLE_NODE_NETS ON4 K+ z' `! i. b9 G6 A" ]
SPLIT_MINIMUM 0; g; i7 j- @" T
SUPPRESS 20
~& ~7 O$ M8 I( u* V7 v WARNINGS ON
( b& U4 ~5 O; | m8 W d
% o; q& c, c6 \3 X8 G' v7 _, g0 C5 E 2 errors detected5 d8 `8 K5 K2 m9 I. j4 l& V
No oversight detected
& ^' R u/ G4 G5 T2 l 4 warnings detected
) P: c1 N& \; H: V' N0 C
" f8 b7 V# d d9 U% G/ a8 q1 Hcpu time 0:00:12
+ b% ]' d7 D$ R* n# Q2 \0 @" Welapsed time 0:00:00 |
|