|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
(---------------------------------------------------------------------)
7 ^% Z$ P4 }, @; l. i: C& @( )0 w- U7 L6 s* @9 f; ?% M
( allegro Netrev Import Logic )
% ~+ h4 ?0 J- u6 m3 y$ D' B; D( )- ?+ F+ [6 K7 ~+ C, U
( Drawing : 112.brd )
/ u+ k r0 i3 Z( Software Version : 16.3S026 )
/ x! Y0 Y! V v1 D# K( Date/Time : Sat Sep 26 22:31:00 2009 )
$ w2 j/ d- l+ t1 q8 N, _( )
/ q. d% [. y. p. X% l, i; w' e(---------------------------------------------------------------------)+ h" c- p$ p3 z3 z+ d4 J
+ Q; T1 T8 |* r! B' m" z1 f
! I/ R* m. y/ T1 K------ Directives ------
/ T8 `+ n8 n3 v% o4 v# E; J; h2 F" g; G+ x
RIPUP_ETCH FALSE;/ y% Q1 w: S% [! D! }% K
RIPUP_SYMBOLS ALWAYS;" u8 e( @! B" j0 x
Missing symbol has error FALSE;
' `* |( G0 c# J+ n6 d. g$ WSCHEMATIC_DIRECTORY 'F:/cundang/allegro';/ U" l0 k9 W) ^7 o8 \; |( ]6 Q
BOARD_DIRECTORY '';
/ c {# m# T0 F) F" X2 p1 mOLD_BOARD_NAME '112.brd';! a/ X3 I& I" s( K; a
NEW_BOARD_NAME '112.brd';
3 U! e O. ~' E% z; I% X5 y8 y& ~9 \4 ~1 K
CmdLine: netrev -$ -i F:/cundang/allegro -y 1 F:/cundang/#Taaaaaa03952.tmp
* v. b/ y7 s( t* _ f# I5 t8 `% x' m) Z
------ Preparing to read pst files ------
3 @! q6 L7 R4 M1 \
: W+ y+ @. a% _. `) n/ o3 NStarting to read F:/cundang/allegro/pstchip.dat ; y D$ v( J }
Finished reading F:/cundang/allegro/pstchip.dat (00:00:00.10)
, U; A& a8 c4 h% R1 OStarting to read F:/cundang/allegro/pstxprt.dat
& G7 U! e8 G* c/ X" b5 T Finished reading F:/cundang/allegro/pstxprt.dat (00:00:00.00)' q' ]! S$ m F1 |
Starting to read F:/cundang/allegro/pstxnet.dat
2 R- }3 A9 t" R" v6 D( c Finished reading F:/cundang/allegro/pstxnet.dat (00:00:00.00)" _& d; i8 S; V
7 r9 f2 ]1 F: m, a+ S
------ Oversights/Warnings/Errors ------, T) K7 W/ g# m+ Z
, t% f3 w+ o5 c" N0 X( x/ o3 k) S/ k
#1 WARNING(SPMHNI-192): Device/Symbol check warning detected.5 h/ p/ O) K" z
- m5 l, u6 N* J4 J; w
WARNING(SPMHNI-194): Symbol 'CAPPR150-400X500' for device 'CAP_CAPPR150-400X500_470UF' not found in PSMPATH or must be "dbdoctor"ed.; N5 M# L0 G+ e7 f9 q! B* z
( U& S. j r' i# w* T& \# g#2 WARNING(SPMHNI-192): Device/Symbol check warning detected.
( s1 ~/ K* F; r' T) p2 z6 K
8 b& x* e; G2 TWARNING(SPMHNI-194): Symbol '254-2P' for device 'B2S_2_254-2P_B2S' not found in PSMPATH or must be "dbdoctor"ed.
4 ~8 d$ Y4 J% c f. y% W7 g/ Q3 E0 e7 `2 X( A
#3 WARNING(SPMHNI-192): Device/Symbol check warning detected. L& `, Z9 r6 y/ N& l0 K# B6 s
: u) x3 Q( I7 V% jWARNING(SPMHNI-194): Symbol 'RES650-320X170' for device 'R_RES650-320X170_10K' not found in PSMPATH or must be "dbdoctor"ed.8 V$ R- A* j, q2 P& v) E3 B
) v; _& S# @1 r: V#4 WARNING(SPMHNI-192): Device/Symbol check warning detected.& e! q/ U8 }9 i. f
/ o, t+ ?3 i- `3 E M9 r$ uWARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_2_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.
( V- X6 ]( q L* ^/ f7 \; k5 m) H8 I8 T, {" M
Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.8 ~% ]4 l. i9 N8 T! P% W% `& }5 T
; k: R% S" `9 o' y1 H
#5 WARNING(SPMHNI-192): Device/Symbol check warning detected.% e' X) s5 n9 p1 Z% C
7 |. F. `0 }6 d8 u5 sWARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_1_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.
) v. o' i6 X1 u% C# J" s: C. p# U) A' _
Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.
+ b* ]& f B: _: \# g5 h& r8 d
) O0 _7 G* x2 @) a/ X6 q4 e" t; |------ Library Paths ------
F% g7 v# w& y( A( T( E0 LMODULEPATH = .
, L0 n1 r9 w+ o. t: [. Z$ D C:/cadence/SPB_16.3/share/local/pcb/modules , I: I& Y; q; L) h/ ~
/ G s ]1 _# F/ C9 I! U1 g
PSMPATH = .
; p0 U- X8 V# g3 q8 X, i+ M4 _ symbols / b4 e2 [0 X8 l3 s7 l
..
, P# g3 D$ h- A1 G' ? ../symbols / t$ g0 w+ u) S1 b7 M! ^) `, Q/ N* q
C:/Cadence/SPB_16.3/share/local/pcb/symbols
! g, g- e, J: v9 V& ?, n/ r5 } C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols % h# L6 r5 P5 g: [& S
C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols , X5 ^7 O( k; O# }4 k: M- T
D:\SPB_DATA\ALLEGRO LIB\ 0 x/ c: z0 K/ W6 J# B# p. ?( k
) ^( K8 {6 l. P: Y4 Z5 c6 R/ D( _PADPATH = .
& u3 e, A/ }* v$ f. v' v symbols
( X( `3 H7 ?+ ?5 W4 C- d .. 3 I0 M4 Y' u8 r; L" d0 j, q
../symbols + i$ r4 g% [- t& D, R# H: Z& w
C:/Cadence/SPB_16.3/share/local/pcb/padstacks 5 E" f% |/ L ^7 V) i
C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols * T3 M) Q: S. X0 |7 P( ~8 b
C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols
) l* ]7 E. g' Q: A6 k% x, E D:\SPB_Data\allegro lib\ 6 c4 O9 b" y/ S7 E, R5 F+ }% W. C- f
; y7 [6 P! y! f" n) J* F: t( j$ H$ ` p
------ Summary Statistics ------
$ \. b6 c) _! \8 D; O2 ]2 |3 A) I( n* N, k) { A: q5 l' H. O% V
4 q; N1 R2 Y1 P+ ~+ J; }* |& b
netrev run on Sep 26 22:31:00 20098 N. e, o# k9 l3 p: t ^- V
DESIGN NAME : '123'! @/ q0 F( F$ _* U, y" D
PACKAGING ON Jan 3 2011 16:39:28
) n( M6 X0 K" U. D$ C/ ~+ X1 A" i" z7 D' i
COMPILE 'logic'
7 v% J2 g0 r" S$ ~" U0 i, N" h8 v CHECK_PIN_NAMES OFF
0 t8 w3 X G! V# N% j6 v5 p CROSS_REFERENCE OFF
9 L2 B& b( P" p FEEDBACK OFF
" E: k7 {2 F. b8 G INCREMENTAL OFF. E b/ f' ~4 _6 {+ ^% x% B& i8 F
INTERFACE_TYPE PHYSICAL
8 \' b4 q- A% @ M9 f6 y MAX_ERRORS 500/ y% I( s# X! F8 _# X9 |
MERGE_MINIMUM 5
+ `0 R5 C$ j5 c( W: ] NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'% J. j& ^# q( b$ d) |$ {" h( M0 O3 b
NET_NAME_LENGTH 24
/ w8 ` G# o1 O9 S6 ~ OVERSIGHTS ON
& @* s" f" p) z _8 _ REPLACE_CHECK OFF
$ o7 f1 G$ C9 X ]7 b" }7 ^# ?# | SINGLE_NODE_NETS ON
9 I; [- S5 N [ SPLIT_MINIMUM 0; C2 o9 g& U; ^3 ]8 y
SUPPRESS 20( ~" j( g1 ^+ B7 e
WARNINGS ON# o0 I) L( [* E) Z% L" A
0 R* k- |2 Z% r( y3 } No error detected; z, ^0 I: S+ k) H- E' @
No oversight detected
+ v2 H- [7 e; l% P% v 5 warnings detected
3 M7 Q- n1 B- k% E/ B8 P
- P6 w* g+ A0 {+ R8 x' c4 a7 Y. Ncpu time 0:01:003 n' Z8 ~8 B- x( W1 t8 G
elapsed time 0:00:00# g$ p5 ^4 E% v# D. q
|
|